Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

NSVDTC114YM3T5G

onsemi · Digital Transistors · SOT-723

NSVDTC114YM3T5G from onsemi, in a SOT-723. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BASE input Base (input) of the NPN bias-resistor transistor, with an internal series input resistor R1 of 10 kΩ (7.0 to 13 kΩ), and the input voltage is rated 40 Vdc forward and 6 Vdc reverse.
2 EMITTER power_in Emitter, labeled as the GROUND reference, tied to the internal base-emitter resistor R2 of 47 kΩ.
3 COLLECTOR output Collector (output) of the NPN transistor, rated for 50 Vdc collector-emitter (VCEO) and 100 mAdc continuous collector current.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOT-723
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Collector-Base Cutoff Current ICBO 100 nAdc VCB = 50 V, IE = 0 4
Collector-Emitter Cutoff Current ICEO 500 nAdc VCE = 50 V, IB = 0 4
Emitter-Base Cutoff Current IEBO 0.2 mAdc VEB = 6.0 V, IC = 0 4
Collector-Base Breakdown Voltage V(BR)CBO 50 Vdc IC = 10 A, IE = 0 4
Collector-Emitter Breakdown Voltage V(BR)CEO 50 Vdc IC = 2.0 mA, IB = 0 4
DC Current Gain hFE 80 140 IC = 5.0 mA, VCE = 10 V 4
Collector Emitter Saturation Voltage VCE(sat) 0.25 Vdc IC = 10 mA, IB = 0.3 mA 4
Input Voltage (off) Vi(off) 0.7 0.5 Vdc VCE = 5.0 V, IC = 100 A 4
Input Voltage (on) Vi(on) 1.4 0.8 Vdc VCE = 0.3 V, IC = 1.0 mA 4
Output Voltage (on) VOL 0.2 Vdc VCC = 5.0 V, VB = 2.5 V, RL = 1.0 k 4
Output Voltage (off) VOH 4.9 Vdc VCC = 5.0 V, VB = 0.5 V, RL = 1.0 k 4
Input Resistor R1 R1 7 10 13 k 4
Resistor Ratio R1/R2 R1/R2 0.17 0.21 0.25 4
Collector-Base Voltage VCBO 50 Vdc TA = 25°C 1
Collector-Emitter Voltage VCEO 50 Vdc TA = 25°C 1
Collector Current - Continuous IC 100 mAdc TA = 25°C 1
Input Forward Voltage VIN(fwd) 40 Vdc TA = 25°C 1
Input Reverse Voltage VIN(rev) 6 Vdc TA = 25°C 1
Total Device Dissipation (minimum pad) PD 260 mW TA = 25°C; Note 1: FR-4 @ Minimum Pad 3
Total Device Dissipation (1.0 x 1.0 inch pad) PD 600 mW TA = 25°C; Note 2: FR-4 @ 1.0 x 1.0 Inch Pad 3
Derate above 25°C (minimum pad) 2 mW/°C Note 1: FR-4 @ Minimum Pad 3
Derate above 25°C (1.0 x 1.0 inch pad) 4.8 mW/°C Note 2: FR-4 @ 1.0 x 1.0 Inch Pad 3
Thermal Resistance, Junction to Ambient (minimum pad) RJA 480 °C/W Note 1: FR-4 @ Minimum Pad 3
Thermal Resistance, Junction to Ambient (1.0 x 1.0 inch pad) RJA 205 °C/W Note 2: FR-4 @ 1.0 x 1.0 Inch Pad 3
Junction and Storage Temperature Range TJ, Tstg -55 150 °C 3

CAD (KiCad official)

  • Symbol: NSVDTC114YM3T5G
  • Footprint: Package_TO_SOT_SMD:SOT-723
  • 3D model: SOT-723, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.5 mm nominal SOT-723 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: nsvdtc114ym3t5g-etched.step / nsvdtc114ym3t5g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); nsvdtc114ym3t5g.step / nsvdtc114ym3t5g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (13 pp, sha256 70bc6a2635a99046, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF