component
NST175H-QSPR
Public Made by Adomby adom
NOVOSENSE Temperature Sensors, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownNST175H-QSPR
NOVOSENSE · Temperature Sensors · SOP-8
NST175H-QSPR from NOVOSENSE, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SDA | bidirectional | Serial data I/O of the two-wire interface; open-drain, requires a pullup resistor (0.5 to 10 kΩ). |
| 2 | SCL | input | Serial clock input of the two-wire interface, up to 400 kHz in fast mode and 2 MHz in high-speed mode; requires a pullup resistor. |
| 3 | ALERT | output | Over-temperature alert output, open-drain with programmable polarity and SMBus Alert support; requires a pullup resistor. |
| 4 | GND | power_in | Ground. |
| 5 | A2 | input | Address select input; connect to GND, VDD or leave floating. |
| 6 | A1 | input | Address select input; connect to GND, VDD or leave floating. |
| 7 | A0 | input | Address select input; connect to GND, VDD or leave floating. |
| 8 | VDD | power_in | Supply voltage, 1.62 V to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | NOVOSENSE |
| Package | SOP-8 |
| Category | Sensors |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage Pin (VDD) | VDD | -0.3 | 6.5 | V | 3 | ||
| Voltage at A0, A1 and A2 Pins | A0,A1,A2 | -0.3 | 6.5 | V | 3 | ||
| Voltage at OS, SCL and SDA Pins | ALERT,SCL,SDA | -0.3 | 6.5 | V | 3 | ||
| Storage temperature | -60 | 155 | ℃ | 3 | |||
| Operation temperature | TBoperation | -55 | 125 | ℃ | 3 | ||
| Maximum junction temperature | 155 | ℃ | 3 | ||||
| ESD susceptibility HBM | -5 | 5 | KV | 3 | |||
| ESD susceptibility CDM | -1 | 1 | KV | 3 | |||
| Supply voltage Range | VDD | 1.62 | 3.3 | 5.5 | V | 3 | |
| Pull up resistor Range | Rpu | 0.5 | 5 | 10 | KΩ | 3 | |
| Operation current | Iconv | 30 | 60 | uA | Conversion | 3 | |
| Temperature Range | -55 | 125 | ℃ | 3 | |||
| Accuracy | -1 | 0.5 | 1 | ℃ | From -20℃ to 85℃ | 3 | |
| Accuracy | 2 | ℃ | From -50℃ to -20℃ | 3 | |||
| Conversion time | TCONV | 24 | 32 | ms | 4 | ||
| Conversion time (maximum for VDD<2V) | TCONV | 64 | ms | For VDD<2V | 4 | ||
| ALERT Delay | 1 | 6 | conversion | 4 | |||
| Logical “0” Input Voltage | VIN(0) | -0.3 | V | 4 | |||
| SCL operating frequency | FSCL | 0.001 | 0.4 | MHz | Fast mode | 5 | |
| SCL operating frequency | FSCL | 0.001 | 2 | MHz | High-speed mode | 5 | |
| Bus-free time between STOP and START conditions | t(BUF) | 1300 | ns | Fast mode | 5 | ||
| Bus-free time between STOP and START conditions | t(BUF) | 160 | ns | High-speed mode | 5 | ||
| Hold time after repeated START condition | t(HDSTA) | 600 | ns | Fast mode | 5 | ||
| Hold time after repeated START condition | t(HDSTA) | 160 | ns | High-speed mode | 5 | ||
| Repeated START condition setup time | t(SUSTA) | 600 | ns | Fast mode | 5 | ||
| Repeated START condition setup time | t(SUSTA) | 160 | ns | High-speed mode | 5 | ||
| STOP condition setup time | t(SUSTO) | 600 | ns | Fast mode | 5 | ||
| STOP condition setup time | t(SUSTO) | 160 | ns | High-speed mode | 5 | ||
| Data setup time | T(SUDAT) | 100 | ns | Fast mode | 5 | ||
| Data setup time | T(SUDAT) | 10 | ns | High-speed mode | 5 | ||
| SCL clock low period | T(LOW) | 1300 | ns | Fast mode | 5 | ||
| SCL clock low period | T(LOW) | 280 | ns | High-speed mode | 5 | ||
| SCL clock high period | T(HIGH) | 600 | ns | Fast mode | 5 | ||
| SCL clock high period | T(HIGH) | 60 | ns | High-speed mode | 5 | ||
| Data fall time | tFD | 300 | ns | Fast mode | 5 | ||
| Data fall time | tFD | 150 | ns | High-speed mode | 5 | ||
| Clock rise time | tRC | 300 | ns | Fast mode | 5 | ||
| Clock rise time | tRC | 40 | ns | High-speed mode | 5 | ||
| Clock fall time | tFC | 300 | ns | Fast mode | 5 | ||
| Clock fall time | tFC | 40 | ns | High-speed mode | 5 |
CAD (KiCad official)
- Symbol:
NST175H-QSPR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
nst175h-qspr-etched.step/nst175h-qspr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);nst175h-qspr.step/nst175h-qspr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: NOVOSENSE datasheet (25 pp, sha256
1b97c330bf31da48, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).