component
NSI8222N1-DSPR
Public Made by Adomby adom
NOVOSENSE Digital Isolators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
{
"slug": "nsi8222n1-dspr",
"version": "0.1.0",
"type": "component",
"description": "NOVOSENSE Digital Isolators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"signal isolation devices",
"nsi8222n1-dspr",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"nsi8222n1-dspr.kicad_sym",
"nsi8222n1-dspr.kicad_mod",
"nsi8222n1-dspr.glb",
"nsi8222n1-dspr.step",
"nsi8222n1-dspr.lbr",
"docs/hero.png",
"docs/nsi8222n1-dspr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"nsi8222n1-dspr-hero.glb",
"nsi8222n1-dspr-hero.overlay.json",
"nsi8222n1-dspr-etched.glb"
],
"component": {
"mpn": "NSI8222N1-DSPR",
"manufacturer": "NOVOSENSE",
"package": "SOP-8",
"pin_count": 8,
"category": "Signal Isolation Devices",
"subcategory": "Digital Isolators",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589042006034665472",
"parts": {
"symbol": "nsi8222n1-dspr.kicad_sym",
"footprint": "nsi8222n1-dspr.kicad_mod",
"model_3d": "nsi8222n1-dspr-hero.glb",
"model_3d_plain": "nsi8222n1-dspr-etched.glb",
"model_3d_step": "nsi8222n1-dspr-etched.step",
"model_3d_step_plain": "nsi8222n1-dspr.step",
"lbr": "nsi8222n1-dspr.lbr"
},
"distributor_links": {
"lcsc": "C3029755"
},
"distributor_check": {
"checked_at": "2026-10-18T01:08:23Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "no match"
},
"mouser": {
"pn": null,
"status": "no match"
}
},
"pins": [
{
"number": "1",
"name": "VDD1",
"type": "power_in",
"description": "Power supply for isolator side 1, specified at 2.5 V to 5.5 V, with a 0.1 µF bypass capacitor to GND1 placed as close to the package as possible."
},
{
"number": "2",
"name": "INA",
"type": "input",
"description": "Logic input A referenced to GND1; VIH is at least 2 V and VIL at most 0.8 V, and the input must stay between -0.4 V and VDD+0.4 V with an absolute maximum of 6.5 V."
},
{
"number": "3",
"name": "OUTB",
"type": "output",
"description": "Logic output B; VOH is at least VDD−0.4 V at IOH ≤ 4 mA and VOL is at most 0.4 V at IOL ≤ 4 mA, with output current limited to ±15 mA absolute maximum."
},
{
"number": "4",
"name": "GND1",
"type": "power_in",
"description": "Ground 1, the ground reference for isolator side 1."
},
{
"number": "5",
"name": "GND2",
"type": "power_in",
"description": "Ground 2, the ground reference for isolator side 2."
},
{
"number": "6",
"name": "INB",
"type": "input",
"description": "Logic input B; VIH is at least 2 V and VIL at most 0.8 V, and the input must stay between -0.4 V and VDD+0.4 V with an absolute maximum of 6.5 V."
},
{
"number": "7",
"name": "OUTA",
"type": "output",
"description": "Logic output A; VOH is at least VDD−0.4 V at IOH ≤ 4 mA and VOL is at most 0.4 V at IOL ≤ 4 mA, with output current limited to ±15 mA absolute maximum."
},
{
"number": "8",
"name": "VDD2",
"type": "power_in",
"description": "Power supply for isolator side 2, specified at 2.5 V to 5.5 V, with a 0.1 µF bypass capacitor to GND2 placed as close to the package as possible."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pin numbers come from Table 1.1, the NSi8222N column (page 3). The Figure 1.3 package drawing is not; The datasheet does not state which isolator side each logic input and output belongs to on the SOP8 ; The MPN suffix N1 means default output high on power loss (Order Information, page 26). The pinout i"
],
"pages_sent": 31,
"cost_usd": 0.094,
"at": "2026-10-18T01:06:13"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589042006034665472",
"pages": 31,
"sha256": "a44b95fb4fbf6bb2",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "nsi8222n1-dspr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "nsi8222n1-dspr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "0d50e5c59071afe624db49908fa9b431d7274161690479651852c023f20c9c89",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}