component

NSi6601B-DSPR

Public Made by Adom

by adom

NOVOSENSE Isolators - Gate Drivers, SOP-8-150mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)nsi6601b-dsprfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs nsi6601b-dspr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers nsi6601b-dspr: viewers · Ray 1mo ago
nsi6601b-dspr-etched.fit.json nsi6601b-dspr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
nsi6601b-dspr-etched.glb nsi6601b-dspr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
nsi6601b-dspr-etched.step nsi6601b-dspr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
nsi6601b-dspr.glb Publish 0.1.0 · Ray 1mo ago
nsi6601b-dspr.kicad_mod Publish 0.1.0 · Ray 1mo ago
nsi6601b-dspr.kicad_sym Publish 0.1.0 · Ray 1mo ago
nsi6601b-dspr.lbr Publish 0.1.0 · Ray 1mo ago
nsi6601b-dspr.step Publish 0.1.0 · Ray 1mo ago
package.json nsi6601b-dspr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
page.json nsi6601b-dspr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
README.md Initial commit: component/nsi6601b-dspr · Ray 1mo ago

NSi6601B-DSPR

NOVOSENSE · Isolators - Gate Drivers · SOP-8-150mil

NSi6601B-DSPR from NOVOSENSE, in a SOP-8-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC1 power_in Input-side supply voltage (3.1V to 17V operating range); UVLO rising threshold 3.1V.
2 IN+ input Non-inverted input signal with internal pull-down to GND1; logic high threshold 0.7×VCC1, low threshold 0.3×VCC1.
3 IN- input Inverted input signal with internal pull-up to VCC1; logic high threshold 0.7×VCC1, low threshold 0.3×VCC1.
4 GND1 power_in Input-side ground reference for VCC1 and input signal return paths.
5 VCC2 power_in Positive output supply voltage (10V to 32V for NSi6601B); UVLO rising threshold 10V.
6 OUT+ output Driver source output with 5A peak source current capability; high-level output voltage VCC2-0.14V minimum.
7 OUT- output Driver sink output with 5A peak sink current capability; low-level output voltage 30mV to 60mV above VEE2.
8 VEE2 power_in Negative output supply rail and reference for output stage UVLO and active pull-down functionality.

Key specifications

Parameter Value
Manufacturer NOVOSENSE
Package SOP-8-150mil
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: NSi6601B-DSPR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8-150mil (KiCad packages3D, STEP)
  • 3D model files: nsi6601b-dspr-etched.step / nsi6601b-dspr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); nsi6601b-dspr.step / nsi6601b-dspr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: NOVOSENSE datasheet (25 pp, sha256 e10f25930789ecdb, retrieved 2026-09-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF