component
NSG4427P
Public Made by Adomby adom
WXNSIC Power Distribution Switches, DIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownNSG4427P
WXNSIC · Power Distribution Switches · DIP-8
NSG4427P from WXNSIC, in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | Unconnected (empty) pin with no internal connection; the datasheet notes unused pins may be tied to VDD or GND in noisy environments to prevent output faults. |
| 2 | INA | input | Channel A logic input (level-triggered, non-inverting with OUTA); the datasheet states it withstands -10 V and VCC+0.3 V maximum, with VIH min 2.4 V and VIL max 0.8 V, and recommends shorting to GND when unused. |
| 3 | GND | power_in | Ground reference for all voltage ratings; the datasheet recommends a single star-point ground connection with short, wide traces. |
| 4 | INB | input | Channel B logic input (level-triggered, non-inverting with OUTB); the datasheet states it withstands -10 V and VCC+0.3 V maximum, with VIH min 2.4 V and VIL max 0.8 V, and recommends shorting to GND when unused. |
| 5 | OUTB | output | Channel B driver output with 2 A peak source/sink current, intended to drive the gate of a P- or N-channel MOSFET and to be placed close to the MOSFET gate. |
| 6 | VCC | power_in | Supply pin; the datasheet gives a recommended supply range of 4.5 V to 20 V with an absolute maximum of 25 V, and recommends low-ESR bulk and ceramic decoupling placed close to VCC and GND. |
| 7 | OUTA | output | Channel A driver output with 2 A peak source/sink current, intended to drive the gate of a P- or N-channel MOSFET and to be placed close to the MOSFET gate. |
| 8 | NC | unconnected | Unconnected (empty) pin with no internal connection; the datasheet notes unused pins may be tied to VDD or GND in noisy environments to prevent output faults. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | WXNSIC |
| Package | DIP-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VCC supply voltage | VCC | 25 | V | 5 | |||
| Logic input voltage (INA/INB) | VIN | -10 | V | 5 | |||
| ESD rating, human body model | ESD | -2000 | 2000 | V | Human body model | 5 | |
| ESD rating, machine model | ESD | -500 | 500 | V | Machine model | 5 | |
| DIP package power | PD | 470 | mW | DIP package, TA ≤ 70°C | 5 | ||
| Junction temperature | TJ | 150 | °C | 5 | |||
| Storage temperature | TS | -45 | 150 | °C | 5 | ||
| Supply voltage (recommended) | VCC | 4.5 | 20 | V | 5 | ||
| Ambient temperature (recommended) | TC | -40 | 125 | °C | 5 | ||
| Logic high input voltage | VIH | 2.4 | V | 6 | |||
| Logic low input voltage | VIL | 0.8 | V | 6 | |||
| Input current | IIN | 200 | μA | 0V≤VIN≤VCC | 6 | ||
| Low-level output voltage drop | VOL | 0.025 | V | 6 | |||
| High-state output resistance | ROH | 4 | 8 | Ω | VCC=18V, IO=100mA | 6 | |
| Low-state output resistance | ROL | 2 | 4 | Ω | VCC=18V, IO=100mA | 6 | |
| Latch-up withstand reverse current | IREV | 0.5 | A | Duty cycle ≤2%, t≤300us, VCC=18V | 6 | ||
| Rise time | tR | 30 | ns | VCC=18V, CLOAD=100pF | 6 | ||
| Fall time | tF | 30 | ns | VCC=18V, CLOAD=100pF | 6 | ||
| Turn-on propagation delay | tON | 25 | 40 | ns | VCC=18V, CLOAD=100pF | 6 | |
| Turn-off propagation delay | tOFF | 25 | 40 | ns | VCC=18V, CLOAD=100pF | 6 | |
| Supply current, inputs high | IQ1 | 1 | mA | VINA=VINB=logic high | 6 | ||
| Supply current, inputs low | IQ0 | 1 | mA | VINA=VINB=logic low | 6 |
CAD (KiCad official)
- Symbol:
NSG4427P - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: DIP-8 (KiCad packages3D, STEP)
- 3D model files:
nsg4427p-etched.step/nsg4427p-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);nsg4427p.step/nsg4427p.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: WXNSIC datasheet (12 pp, sha256
925e4f1483c3719a, retrieved 2026-10-15, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).