component
NRF51822-QFAC-R
Public Made by Adomby adom
Nordic Semicon RF Transceiver ICs, QFN-48-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownNRF51822-QFAC-R
Nordic Semicon · RF Transceiver ICs · QFN-48-EP(6x6)
NRF51822-QFAC-R from Nordic Semicon, in a QFN-48-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Power supply input; Table 20 gives a supply range of 1.8 V to 3.6 V with the internal LDO setup. |
| 2 | DCC | power_out | DC/DC converter output voltage to an external LC filter. |
| 3 | P0.30 | bidirectional | General purpose digital I/O pin. |
| 4 | P0.00 (AREF0) | bidirectional | General purpose digital I/O pin that also serves as ADC/LPCOMP reference input 0. |
| 5 | P0.01 (AIN2) | bidirectional | General purpose digital I/O pin that also serves as ADC/LPCOMP analog input 2. |
| 6 | P0.02 (AIN3) | bidirectional | General purpose digital I/O pin that also serves as ADC/LPCOMP analog input 3. |
| 7 | P0.03 (AIN4) | bidirectional | General purpose digital I/O pin that also serves as ADC/LPCOMP analog input 4. |
| 8 | P0.04 (AIN5) | bidirectional | General purpose digital I/O pin that also serves as ADC/LPCOMP analog input 5. |
| 9 | P0.05 (AIN6) | bidirectional | General purpose digital I/O pin that also serves as ADC/LPCOMP analog input 6. |
| 10 | P0.06 (AIN7/AREF1) | bidirectional | General purpose digital I/O pin that also serves as ADC/LPCOMP analog input 7 and ADC/LPCOMP reference input 1. |
| 11 | P0.07 | bidirectional | General purpose digital I/O pin. |
| 12 | VDD | power_in | Power supply input; Table 20 gives a supply range of 1.8 V to 3.6 V with the internal LDO setup. |
| 13 | VSS | power_in | Ground (0 V); must be connected to the exposed center pad and the PCB ground. |
| 14 | P0.08 | bidirectional | General purpose digital I/O pin. |
| 15 | P0.09 | bidirectional | General purpose digital I/O pin. |
| 16 | P0.10 | bidirectional | General purpose digital I/O pin. |
| 17 | P0.11 | bidirectional | General purpose digital I/O pin. |
| 18 | P0.12 | bidirectional | General purpose digital I/O pin. |
| 19 | P0.13 | bidirectional | General purpose digital I/O pin. |
| 20 | P0.14 | bidirectional | General purpose digital I/O pin. |
| 21 | P0.15 | bidirectional | General purpose digital I/O pin. |
| 22 | P0.16 | bidirectional | General purpose digital I/O pin. |
| 23 | SWDIO/nRESET | bidirectional | System reset input (active low) and hardware debug and flash programming I/O (SWDIO). |
| 24 | SWDCLK | input | Serial Wire Debug clock input used for hardware debug and flash programming. |
| 25 | P0.17 | bidirectional | General purpose digital I/O pin. |
| 26 | P0.18 | bidirectional | General purpose digital I/O pin. |
| 27 | P0.19 | bidirectional | General purpose digital I/O pin. |
| 28 | P0.20 | bidirectional | General purpose digital I/O pin. |
| 29 | DEC2 | power_in | Power supply decoupling pin; per Table 19 DEC2 must not exceed 2 V. |
| 30 | VDD_PA | power_out | Power supply output (+1.6 V) for the on-chip RF power amplifier. |
| 31 | ANT1 | passive | Differential RF antenna connection (TX and RX) that requires a matching network to a 50 Ω antenna. |
| 32 | ANT2 | passive | Differential RF antenna connection (TX and RX) that requires a matching network to a 50 Ω antenna. |
| 33 | VSS | power_in | Ground (0 V). |
| 34 | VSS | power_in | Ground (0 V). |
| 35 | AVDD | power_in | Analog power supply for the radio. |
| 36 | AVDD | power_in | Analog power supply for the radio. |
| 37 | XC1 | input | Connection for a 16/32 MHz crystal or an external 16 MHz clock reference. |
| 38 | XC2 | output | Connection for a 16/32 MHz crystal. |
| 39 | DEC1 | power_in | Power supply decoupling pin. |
| 40 | P0.21 | bidirectional | General purpose digital I/O pin. |
| 41 | P0.22 | bidirectional | General purpose digital I/O pin. |
| 42 | P0.23 | bidirectional | General purpose digital I/O pin. |
| 43 | P0.24 | bidirectional | General purpose digital I/O pin. |
| 44 | P0.25 | bidirectional | General purpose digital I/O pin. |
| 45 | P0.26 (AIN0/XL2) | bidirectional | General purpose digital I/O pin that also serves as ADC/LPCOMP analog input 0 and the 32.768 kHz crystal connection XL2. |
| 46 | P0.27 (AIN1/XL1) | bidirectional | General purpose digital I/O pin that also serves as ADC/LPCOMP analog input 1 and the 32.768 kHz crystal or external clock reference connection XL1. |
| 47 | P0.28 | bidirectional | General purpose digital I/O pin. |
| 48 | P0.29 | bidirectional | General purpose digital I/O pin. |
| 49 | VSS | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nordic Semicon |
| Package | QFN-48-EP(6x6) |
| Category | RF & Radio |
| Pins | 49 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage VDD | VDD | -0.3 | 3.9 | V | 38 | ||
| I/O pin voltage | VIO | -0.3 | V | 38 | |||
| Storage temperature | -40 | 125 | °C | Environmental QFN48 package | 38 | ||
| Supply voltage, internal LDO setup | VDD | 1.8 | 3 | 3.6 | V | Internal LDO setup | 39 |
| Supply voltage, DC/DC converter setup | VDD | 2.1 | 3 | 3.6 | V | DC/DC converter setup | 39 |
| Supply voltage, low voltage mode setup | VDD | 1.75 | 1.8 | 1.95 | V | Low voltage mode setup; DEC2 shall be connected to VDD in this mode | 39 |
| Operating temperature | TA | -25 | 25 | 75 | °C | 39 | |
| Frequency tolerance, 16 MHz crystal oscillator | fTOL,X16M | -50 | 50 | ppm | 41 | ||
| Frequency tolerance, Bluetooth low energy applications, 16 MHz crystal oscillator | fTOL,X16M,BLE | -40 | 40 | ppm | 41 | ||
| Frequency tolerance, 32 MHz crystal oscillator | fTOL,X32M | -50 | 50 | ppm | 42 | ||
| Frequency tolerance, Bluetooth low energy applications, 32 MHz crystal oscillator | fTOL,X32M,BLE | -40 | 40 | ppm | 42 | ||
| Frequency tolerance, 16 MHz RC oscillator | fTOL,RC16M | -5 | 5 | % | 43 | ||
| Frequency tolerance, 32.768 kHz crystal oscillator, Bluetooth low energy applications | fTOL,X32k,BLE | -250 | 250 | ppm | 43 | ||
| Frequency tolerance, 32.768 kHz RC oscillator | fTOL,RC32k | -2 | 2 | % | 44 | ||
| Frequency tolerance, 32.768 kHz RC oscillator calibration interval | fTOL,CAL,RC32k | -250 | 250 | ppm | Calibration interval 4 s | 44 | |
| Frequency tolerance, 32.768 kHz synthesized oscillator, from 16M XOSC | fTOL,XO16M | -8 | 8 | ppm | 44 | ||
| Frequency tolerance, 32.768 kHz synthesized oscillator, from 32M XOSC | fTOL,XO32M | -8 | 8 | ppm | 44 | ||
| Threshold voltage tolerance | VTOL | -5 | 5 | % | 45 | ||
| Power on reset time, 10 μs rise time | tPOR, 10 μs | 0.7 | 2.4 | 19 | ms | 10 μs rise time (0 V to VDD) | 46 |
| Power on reset time, 1 ms rise time | tPOR, 1 ms | 1.7 | 3.4 | 20 | ms | 1 ms rise time (0 V to VDD) | 46 |
| Power on reset time, 10 ms rise time | tPOR, 10 ms | 11 | 12 | 28 | ms | 10 ms rise time (0 V to VDD) | 46 |
| Power on reset time, 100 ms rise time | tPOR, 100 ms | 68 | 101 | 115 | ms | 100 ms rise time (0 V to VDD) | 46 |
| Operating frequencies | fOP | 2400 | 2483 | MHz | 1 MHz channel spacing | 50 | |
| Frequency deviation at 250 kbps | Δf250 | -170 | 170 | kHz | 50 | ||
| Frequency deviation at 1 Mbps | Δf1M | -170 | 170 | kHz | 50 | ||
| Frequency deviation at 2 Mbps | Δf2M | -320 | 320 | kHz | 50 | ||
| Frequency deviation at BLE | ΔfBLE | 225 | 250 | 275 | kHz | 50 | |
| On-air data rate | bpsFSK | 250 | 2000 | kbps | 50 | ||
| Pull-up resistance | RPU | 11 | 13 | 16 | kΩ | 66 | |
| Pull-down resistance | RPD | 11 | 13 | 16 | kΩ | 66 | |
| Time between sampling signals from Quadrature Decoder | tSAMPLE | 128 | 16384 | μs | 64 | ||
| Time from LED is turned on to signals are sampled | tLED | 0 | 511 | μs | Only valid for optical sensors | 64 |
CAD (KiCad official)
- Symbol:
NRF51822-QFAC-R - Footprint:
Package_DFN_QFN:QFN-48-1EP_6x6mm_P0.4mm_EP4.2x4.2mm - 3D model: QFN-48-EP(6x6), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal QFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
nrf51822-qfac-r-etched.step/nrf51822-qfac-r-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);nrf51822-qfac-r.step/nrf51822-qfac-r.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nordic Semicon datasheet (130 pp, sha256
3ed0b4fca3ce6b0d, retrieved 2026-10-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).