main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 10d ago
viewers nrf24le1-f16q32-r7: viewers · Ray 10d ago
nrf24le1-f16q32-r7-etched.glb Publish 0.1.0 · Ray 10d ago
nrf24le1-f16q32-r7-etched.step nrf24le1-f16q32-r7: factory component page (tier=lcsc) · Ray 10d ago
nrf24le1-f16q32-r7-hero.glb nrf24le1-f16q32-r7: hero GLB from the etched model (keeps the MPN mark) · Ray 10d ago
nrf24le1-f16q32-r7-hero.overlay.json Publish 0.1.0 · Ray 10d ago
nrf24le1-f16q32-r7.glb Publish 0.1.0 · Ray 10d ago
nrf24le1-f16q32-r7.kicad_mod Publish 0.1.0 · Ray 10d ago
nrf24le1-f16q32-r7.kicad_sym Publish 0.1.0 · Ray 10d ago
nrf24le1-f16q32-r7.lbr Publish 0.1.0 · Ray 10d ago
nrf24le1-f16q32-r7.step Publish 0.1.0 · Ray 10d ago
package.json Publish 0.1.0 · Ray 10d ago
page.json Set visibility: public · Ray 10d ago
README.md Publish 0.1.0 · Ray 10d ago

NRF24LE1-F16Q32-R7

Nordic Semicon · RF Transceiver ICs · QFN-32-EP(5x5)

NRF24LE1-F16Q32-R7 from Nordic Semicon, in a QFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P0.1 bidirectional General-purpose digital/analog I/O; its CLKLF clock/crystal function depends on CLKLFCTRL[2:0] and it also serves as analog input AIN1.
2 VDD power_in Power supply, +1.9 V to +3.6 V DC.
3 DEC1 power_out Power supply output for decoupling; 100 nF capacitor specified.
4 DEC2 power_out Power supply output for decoupling; 33 nF capacitor specified.
5 P0.2 bidirectional General-purpose digital/analog I/O; alternate functions are PWM0 output and analog input AIN2.
6 PROG input Digital input to enable flash programming; the flash SPI interface is active only when PROG is high.
7 P0.3 bidirectional General-purpose digital/analog I/O; alternate functions are PWM1 output, analog input AIN3 and UART TXD (combined with the port output through an AND gate).
8 VSS power_in Ground (0 V).
9 VDD power_in Power supply, +1.9 V to +3.6 V DC.
10 P0.4 bidirectional General-purpose digital/analog I/O; alternate functions are analog input AIN4, 2-Wire clock W2SCL and UART RXD.
11 P0.5 bidirectional General-purpose digital/analog I/O; alternate functions are SPI slave clock SSCK, analog input AIN5, 2-Wire data W2SDA, external interrupt GPINT0 and flash clock FSCK during programming.
12 P0.6 bidirectional General-purpose digital/analog I/O; alternate functions are analog input AIN6 and external interrupt GPINT1.
13 P0.7 bidirectional General-purpose digital/analog I/O; alternate functions are SPI slave data input SMOSI, analog input AIN7, hardware debug clock OCITCK and flash MOSI FMOSI during programming.
14 P1.0 bidirectional General-purpose digital/analog I/O; alternate functions are SPI slave data output SMISO (driven only when SCSN is active), analog input AIN8, hardware debug OCITMS and flash MISO FMISO during programming.
15 P1.1 bidirectional General-purpose digital/analog I/O; alternate functions are SPI slave chip select SCSN, analog input AIN9, hardware debug input OCITDI and flash chip select FCSN during programming.
16 P1.2 bidirectional General-purpose digital/analog I/O; alternate functions are analog input AIN10 and hardware debug output OCITDO.
17 P1.3 bidirectional General-purpose digital I/O; alternate function is hardware debug trigger output OCITO.
18 P1.4 bidirectional General-purpose digital I/O; alternate function is SPI master clock output MSCK.
19 RESET input Reset input for the microcontroller, active low.
20 VDD_PA power_out Power supply output (+1.8 V) for the on-chip RF power amplifier.
21 ANT1 passive Differential RF antenna connection (TX and RX), used together with ANT2.
22 ANT2 passive Differential RF antenna connection (TX and RX), used together with ANT1.
23 VSS power_in Ground (0 V).
24 VDD power_in Power supply, +1.9 V to +3.6 V DC.
25 IREF input Device reference current output, to be connected to a reference resistor on the PCB (22 kΩ, 1 %, in the Q32 reference design).
26 VSS power_in Ground (0 V).
27 VDD power_in Power supply, +1.9 V to +3.6 V DC.
28 P1.5 bidirectional General-purpose digital I/O; alternate function is SPI master data output MMOSI.
29 P1.6 bidirectional General-purpose digital I/O; alternate function is SPI master data input MMISO.
30 XC2 passive Crystal connection for the 16 MHz crystal (XC2 side).
31 XC1 passive Crystal connection for the 16 MHz crystal (XC1 side).
32 P0.0 bidirectional General-purpose digital/analog I/O; its CLKLF function depends on CLKLFCTRL[2:0] (crystal between P0.0 and P0.1 when 000) and it also serves as analog input AIN0.
33 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Nordic Semicon
Package QFN-32-EP(5x5)
Category RF And Wireless
Pins 33

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VDD (absolute maximum) VDD -0.3 3.6 V 176
I/O pin voltage (absolute maximum) VIO -0.3 V 176
Operating temperature (absolute maximum) -40 85 °C 176
Storage temperature (absolute maximum) -40 125 °C 176
Supply voltage VDD 1.9 3 3.6 V 177
Supply rise time (0V to 1.9V) tR_VDD 1 50 µs and ms 0V to 1.9V 177
Operating temperature (recommended) TA -40 85 °C 177
Output low voltage (std. drive) VOL 0.3 V std. drive, 0.5 mA 178
Output low voltage (high-drive) VOL 0.3 V high-drive, 5 mA 178
Pull-up resistance RPU 11 13 16 kΩ 178
Pull-down resistance RPD 11 13 16 kΩ 178
RF power control range PRFC 16 18 20 dB 178
RF power accuracy PRFCR -4 4 dB 178
Analog comparator input offset voltage VOS -50 50 mV 180
16 MHz crystal frequency tolerance fTOL -60 60 ppm 181
16 MHz RC oscillator frequency tolerance fTOL -5 5 % 181
32 kHz RC oscillator frequency tolerance fTOL -10 10 % 181
Power-fail threshold voltage tolerance VTOL -5 5 % 181

CAD (KiCad official)

  • Symbol: NRF24LE1-F16Q32-R7
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: QFN-32-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: nrf24le1-f16q32-r7-etched.step / nrf24le1-f16q32-r7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); nrf24le1-f16q32-r7.step / nrf24le1-f16q32-r7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nordic Semicon datasheet (196 pp, sha256 8111e191c50705c4, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF