component
NPM1100-QDAB-R7
Public Made by Adomby adom
Nordic Semicon Battery Management, QFN-24(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
NPM1100-QDAB-R7
Nordic Semicon · Battery Management · QFN-24(4x4)
NPM1100-QDAB-R7 from Nordic Semicon, in a QFN-24(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUTB | power_out | BUCK regulator output. |
| 2 | VOUTBSET1 | input | BUCK regulator output voltage selection (with VOUTBSET0); static pin, configure before power-on reset. |
| 3 | VOUTBSET0 | input | BUCK regulator output voltage selection (with VOUTBSET1); static pin, configure before power-on reset. |
| 4 | AVSS | power_in | Ground (AVSS). |
| 5 | ISET | input | VBUS current limit selection: low = 100 mA (SDP mode only), high = 500 mA. |
| 6 | SHPACT | input | Shipping mode activate; set high for minimum tactiveToShip with VBUS disconnected and SHPHLD high to enter Ship mode. |
| 7 | MODE | input | BUCK mode: 0 = automatic, 1 = forced PWM. |
| 8 | CHG | output | Open-drain LED driver; enabled when battery is charging. |
| 9 | VTERMSET | input | Battery charging termination voltage selection; toggle only when the device is in Power OFF. |
| 10 | ERR | output | Open-drain LED driver; enabled when error condition in charging. |
| 11 | SHPHLD | input | Shipping mode hold; set low for minimum tshipToActive to exit Ship mode. |
| 12 | ICHG | passive | Analog input for charge current limiting resistor. |
| 13 | NC | unconnected | No connect. |
| 14 | NTC | passive | Analog input for battery NTC resistor. |
| 15 | VBAT | power_in | Battery connection. |
| 16 | VSYS | power_out | System voltage output; automatically enabled after power-on reset and must not be externally supplied. |
| 17 | VBUS | power_in | Input supply, 4.1 V to 6.7 V for normal operation with overvoltage protection to 20 V. |
| 18 | NC | unconnected | No connect. |
| 19 | D- | input | USB D- data line (analog input). |
| 20 | D+ | input | USB D+ data line (analog input). |
| 21 | DEC | passive | System decoupling capacitor; must not be externally supplied. |
| 22 | SW | power_out | BUCK regulator output to inductor. |
| 23 | PVSS | power_in | Ground (DC/DC). |
| 24 | NC | unconnected | No connect. |
| 25 | AVSS | power_in | Exposed pad, ground (AVSS). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nordic Semicon |
| Package | QFN-24(4x4) |
| Category | Power Management (PMIC) |
| Pins | 25 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VBUS pin voltage | -0.3 | 20 | V | Pin note: Power | 13 | ||
| VBAT pin voltage | -0.3 | 5.5 | V | Pin note: Power | 13 | ||
| VSYS, DEC, SW pin voltage | -0.3 | 5.5 | V | 13 | |||
| AVSS, PVSS pin voltage | 0 | V | Pin note: Power; single printed value 0 | 13 | |||
| Analog I/O pin voltage (D-, D+, NTC, ICHG, VOUTB) | VANAI/O | -0.3 | V | Max printed as VINT + 0.3 V | 13 | ||
| Digital I/O pin voltage (VOUTBSET0, VOUTBSET1, VTERMSET, SHPHLD, SHPACT, ISET, ERR, CHG, MODE) | VDIGI/O | -0.3 | V | Max printed as VINT + 0.3 V | 13 | ||
| Storage temperature (QFN package) | -40 | 125 | °C | 13 | |||
| ESD HBM, Human Body Model | 2 | kV | Class 2 | 13 | |||
| ESD CDM, Charged Device Model | 500 | V | 13 | ||||
| Supply voltage (VBUS) | VBUSOP | 4.1 | 5 | 6.7 | V | 15 | |
| Battery voltage | VBATOP | 2.3 | 4.35 | V | 15 | ||
| Junction temperature | TJ | -40 | 125 | °C | 15 | ||
| Operating temperature (ambient) | TO | -40 | 85 | °C | 15 | ||
| Input HIGH voltage | VIH | 1.1 | V | Input HIGH; max printed as VINT | 12 | ||
| Input LOW voltage | VIL | 0 | 0.4 | V | Input LOW | 12 | |
| VBUS input current limit, CDP/DCP USB or ISET = HIGH | IBUSLIM1 | 450 | 500 | mA | CDP/DCP USB or ISET = HIGH | 18 | |
| VBUS input current limit, SDP USB | IBUSLIM0 | 90 | 100 | mA | SDP USB and ISET = LOW, 25°C | 19 | |
| SYSREG on resistance | RONREG | 440 | 720 | mΩ | ISET = HIGH | 19 | |
| Fast charge current accuracy for ICHG ≥ 50 mA | ICHGACC | -10 | 10 | % | ICHG ≥ 50 mA, 0.1% accuracy external resistor | 26 | |
| Fast charge current accuracy for ICHG < 50 mA | ICHGACC | -15 | 15 | % | ICHG < 50 mA, 0.1% accuracy external resistor | 26 | |
| Termination voltage accuracy | VTERMACC0 | -1 | 1 | % | 26 | ||
| Termination current | ITERM | 8 | 10 | 12 | % of ICHG | 26 | |
| CHARGER resistance between VBAT and VINT in discharge | RONCHARGER | 130 | 230 | mΩ | In Discharge, VBAT = 3.7 V | 27 | |
| Resistance threshold from cool to cold (falling) | RNTCCOLD_FALLING | 25.53 | 27.28 | 29.13 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from cold to cool (rising) | RNTCCOLD_RISING | 23.1 | 26 | 28.2 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from cool to nominal (falling) | RNTCCOOL_FALLING | 16.8 | 18 | 19.2 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from nominal to cool (rising) | RNTCCOOL_RISING | 15.5 | 17.1 | 18.6 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from warm to nominal (falling) | RNTCWARM_FALLING | 4.86 | 5.13 | 5.43 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from nominal to warm (rising) | RNTCWARM_RISING | 4.68 | 4.92 | 5.17 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from hot to warm (falling) | RNTCHOT_FALLING | 3.04 | 3.19 | 3.35 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from warm to hot (rising) | RNTCHOT_RISING | 2.9 | 3.02 | 3.15 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 28 |
| VOUTB accuracy under static conditions | VOUTBACC | -2 | 8 | % | Static; no change in supply voltage, load current, or Buck operating mode | 33 | |
| Short circuit current limit | IOUTBSHORT | 400 | mA | 33 | |||
| VOUTB ripple, PWM | VOUTBRIPPLE_PWM | 10 | mVpp | MODE = HIGH or load current above IPWMTHRES | 33 | ||
| VOUTB ripple, hysteretic | VOUTBRIPPLE_HYST | 80 | mVpp | MODE = LOW and load current below IPWMTHRES | 33 | ||
| Hysteretic to PWM mode transition time on MODE pin toggle | TPWMMODE | 55 | μs | On MODE pin toggle | 33 | ||
| PWM to Hysteretic mode transition time on MODE pin toggle | THYSTMODE | 25 | μs | On MODE pin toggle | 33 | ||
| Hysteretic to PWM mode transition time | TPWM | 90 | μs | 33 | |||
| PWM to Hysteretic mode transition time | THYST | 35 | μs | 33 | |||
| Settling time to within 1% after load transient | TSETTLE | 20 | μs | Load transient of 0 A to 100 mA | 33 | ||
| Dropout voltage, V(VOUTB) - VINT | VDROPOUT_BUCK | 0.41 | V | 33 | |||
| High termination voltage, VTERMSET = LOW | VTERM0 | 4.25 | V | VTERMSET = LOW, High VTERM variant (AB) | 26 | ||
| High termination voltage, VTERMSET = HIGH | VTERM1 | 4.35 | V | VTERMSET = HIGH, High VTERM variant (AB) | 26 | ||
| Junction-to-ambient thermal resistance | RϴJA | 33.5 | °C/W | QFN 24 pins, JESD51-7 | 15 | ||
| Junction-to-case (top) thermal resistance | RϴJC(top) | 16.1 | °C/W | QFN 24 pins, JESD51-7 | 15 | ||
| Junction-to-board thermal resistance | RϴJB | 14.1 | °C/W | QFN 24 pins, JESD51-7 | 15 | ||
| Junction-to-top characterization parameter | ΨJT | 0.25 | °C/W | QFN 24 pins, JESD51-7 | 15 | ||
| Junction-to-board characterization parameter | ΨJB | 14.1 | °C/W | QFN 24 pins, JESD51-7 | 15 | ||
| Quiescent current, battery operation, no load | IQBAT | 800 | nA | MODE = LOW, VBUS disconnected | 12 | ||
| Ship mode quiescent current | IQSHIP | 460 | nA | Ship mode | 12 | ||
| Regulated VINT voltage from SYSREG | VINTREG | 5.2 | V | VBUS = 6 V | 19 | ||
| VBUS overvoltage protection threshold | VBUSOVP | 6.9 | V | 19 | |||
| VBUS undervoltage threshold | VBUSMIN | 3.9 | V | 19 | |||
| Threshold for entering ULP mode | VBUSULP | 1.8 | V | 19 | |||
| Power-on reset release voltage for VBUS | VBUSPOR | 3.9 | V | 19 | |||
| Brownout reset trigger voltage for VBUS | VBUSBOR | 3.8 | V | Device enters BOR only if VBUS < VBUSBOR AND VBAT < VBATBOR | 19 | ||
| Power-on reset release voltage for VBAT | VBATPOR | 2.7 | V | 27 | |||
| Brownout reset trigger voltage for VBAT | VBATBOR | 2.5 | V | Device enters BOR only if VBUS < VBUSBOR AND VBAT < VBATBOR | 27 | ||
| Output current limit from battery in discharge | IBATLIM | 660 | mA | 27 | |||
| Switching frequency for PWM mode | FBUCK | 3.6 | MHz | 33 |
CAD (KiCad official)
- Symbol:
NPM1100-QDAB-R7 - Footprint:
Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm - 3D model: QFN-24(4x4) (KiCad packages3D, STEP)
- 3D model files:
npm1100-qdab-r7-etched.step/npm1100-qdab-r7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);npm1100-qdab-r7.step/npm1100-qdab-r7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nordic Semicon datasheet (64 pp, sha256
528cfe803b524180, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# NPM1100-QDAB-R7
**Nordic Semicon** · Battery Management · QFN-24(4x4)
NPM1100-QDAB-R7 from Nordic Semicon, in a QFN-24(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUTB | power_out | BUCK regulator output. |
| 2 | VOUTBSET1 | input | BUCK regulator output voltage selection (with VOUTBSET0); static pin, configure before power-on reset. |
| 3 | VOUTBSET0 | input | BUCK regulator output voltage selection (with VOUTBSET1); static pin, configure before power-on reset. |
| 4 | AVSS | power_in | Ground (AVSS). |
| 5 | ISET | input | VBUS current limit selection: low = 100 mA (SDP mode only), high = 500 mA. |
| 6 | SHPACT | input | Shipping mode activate; set high for minimum tactiveToShip with VBUS disconnected and SHPHLD high to enter Ship mode. |
| 7 | MODE | input | BUCK mode: 0 = automatic, 1 = forced PWM. |
| 8 | CHG | output | Open-drain LED driver; enabled when battery is charging. |
| 9 | VTERMSET | input | Battery charging termination voltage selection; toggle only when the device is in Power OFF. |
| 10 | ERR | output | Open-drain LED driver; enabled when error condition in charging. |
| 11 | SHPHLD | input | Shipping mode hold; set low for minimum tshipToActive to exit Ship mode. |
| 12 | ICHG | passive | Analog input for charge current limiting resistor. |
| 13 | NC | unconnected | No connect. |
| 14 | NTC | passive | Analog input for battery NTC resistor. |
| 15 | VBAT | power_in | Battery connection. |
| 16 | VSYS | power_out | System voltage output; automatically enabled after power-on reset and must not be externally supplied. |
| 17 | VBUS | power_in | Input supply, 4.1 V to 6.7 V for normal operation with overvoltage protection to 20 V. |
| 18 | NC | unconnected | No connect. |
| 19 | D- | input | USB D- data line (analog input). |
| 20 | D+ | input | USB D+ data line (analog input). |
| 21 | DEC | passive | System decoupling capacitor; must not be externally supplied. |
| 22 | SW | power_out | BUCK regulator output to inductor. |
| 23 | PVSS | power_in | Ground (DC/DC). |
| 24 | NC | unconnected | No connect. |
| 25 | AVSS | power_in | Exposed pad, ground (AVSS). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nordic Semicon |
| Package | QFN-24(4x4) |
| Category | Power Management (PMIC) |
| Pins | 25 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VBUS pin voltage | | -0.3 | | 20 | V | Pin note: Power | 13 |
| VBAT pin voltage | | -0.3 | | 5.5 | V | Pin note: Power | 13 |
| VSYS, DEC, SW pin voltage | | -0.3 | | 5.5 | V | | 13 |
| AVSS, PVSS pin voltage | | 0 | | | V | Pin note: Power; single printed value 0 | 13 |
| Analog I/O pin voltage (D-, D+, NTC, ICHG, VOUTB) | VANAI/O | -0.3 | | | V | Max printed as VINT + 0.3 V | 13 |
| Digital I/O pin voltage (VOUTBSET0, VOUTBSET1, VTERMSET, SHPHLD, SHPACT, ISET, ERR, CHG, MODE) | VDIGI/O | -0.3 | | | V | Max printed as VINT + 0.3 V | 13 |
| Storage temperature (QFN package) | | -40 | | 125 | °C | | 13 |
| ESD HBM, Human Body Model | | | | 2 | kV | Class 2 | 13 |
| ESD CDM, Charged Device Model | | | | 500 | V | | 13 |
| Supply voltage (VBUS) | VBUSOP | 4.1 | 5 | 6.7 | V | | 15 |
| Battery voltage | VBATOP | 2.3 | | 4.35 | V | | 15 |
| Junction temperature | TJ | -40 | | 125 | °C | | 15 |
| Operating temperature (ambient) | TO | -40 | | 85 | °C | | 15 |
| Input HIGH voltage | VIH | 1.1 | | | V | Input HIGH; max printed as VINT | 12 |
| Input LOW voltage | VIL | 0 | | 0.4 | V | Input LOW | 12 |
| VBUS input current limit, CDP/DCP USB or ISET = HIGH | IBUSLIM1 | 450 | | 500 | mA | CDP/DCP USB or ISET = HIGH | 18 |
| VBUS input current limit, SDP USB | IBUSLIM0 | 90 | | 100 | mA | SDP USB and ISET = LOW, 25°C | 19 |
| SYSREG on resistance | RONREG | | 440 | 720 | mΩ | ISET = HIGH | 19 |
| Fast charge current accuracy for ICHG ≥ 50 mA | ICHGACC | -10 | | 10 | % | ICHG ≥ 50 mA, 0.1% accuracy external resistor | 26 |
| Fast charge current accuracy for ICHG < 50 mA | ICHGACC | -15 | | 15 | % | ICHG < 50 mA, 0.1% accuracy external resistor | 26 |
| Termination voltage accuracy | VTERMACC0 | -1 | | 1 | % | | 26 |
| Termination current | ITERM | 8 | 10 | 12 | % of ICHG | | 26 |
| CHARGER resistance between VBAT and VINT in discharge | RONCHARGER | | 130 | 230 | mΩ | In Discharge, VBAT = 3.7 V | 27 |
| Resistance threshold from cool to cold (falling) | RNTCCOLD_FALLING | 25.53 | 27.28 | 29.13 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from cold to cool (rising) | RNTCCOLD_RISING | 23.1 | 26 | 28.2 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from cool to nominal (falling) | RNTCCOOL_FALLING | 16.8 | 18 | 19.2 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from nominal to cool (rising) | RNTCCOOL_RISING | 15.5 | 17.1 | 18.6 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from warm to nominal (falling) | RNTCWARM_FALLING | 4.86 | 5.13 | 5.43 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from nominal to warm (rising) | RNTCWARM_RISING | 4.68 | 4.92 | 5.17 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from hot to warm (falling) | RNTCHOT_FALLING | 3.04 | 3.19 | 3.35 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 27 |
| Resistance threshold from warm to hot (rising) | RNTCHOT_RISING | 2.9 | 3.02 | 3.15 | kΩ | JEITA thermistor 10 kΩ, B25/50=3380 K | 28 |
| VOUTB accuracy under static conditions | VOUTBACC | -2 | | 8 | % | Static; no change in supply voltage, load current, or Buck operating mode | 33 |
| Short circuit current limit | IOUTBSHORT | | | 400 | mA | | 33 |
| VOUTB ripple, PWM | VOUTBRIPPLE_PWM | | | 10 | mVpp | MODE = HIGH or load current above IPWMTHRES | 33 |
| VOUTB ripple, hysteretic | VOUTBRIPPLE_HYST | | | 80 | mVpp | MODE = LOW and load current below IPWMTHRES | 33 |
| Hysteretic to PWM mode transition time on MODE pin toggle | TPWMMODE | | | 55 | μs | On MODE pin toggle | 33 |
| PWM to Hysteretic mode transition time on MODE pin toggle | THYSTMODE | | | 25 | μs | On MODE pin toggle | 33 |
| Hysteretic to PWM mode transition time | TPWM | | | 90 | μs | | 33 |
| PWM to Hysteretic mode transition time | THYST | | | 35 | μs | | 33 |
| Settling time to within 1% after load transient | TSETTLE | | | 20 | μs | Load transient of 0 A to 100 mA | 33 |
| Dropout voltage, V(VOUTB) - VINT | VDROPOUT_BUCK | | | 0.41 | V | | 33 |
| High termination voltage, VTERMSET = LOW | VTERM0 | | 4.25 | | V | VTERMSET = LOW, High VTERM variant (AB) | 26 |
| High termination voltage, VTERMSET = HIGH | VTERM1 | | 4.35 | | V | VTERMSET = HIGH, High VTERM variant (AB) | 26 |
| Junction-to-ambient thermal resistance | RϴJA | | 33.5 | | °C/W | QFN 24 pins, JESD51-7 | 15 |
| Junction-to-case (top) thermal resistance | RϴJC(top) | | 16.1 | | °C/W | QFN 24 pins, JESD51-7 | 15 |
| Junction-to-board thermal resistance | RϴJB | | 14.1 | | °C/W | QFN 24 pins, JESD51-7 | 15 |
| Junction-to-top characterization parameter | ΨJT | | 0.25 | | °C/W | QFN 24 pins, JESD51-7 | 15 |
| Junction-to-board characterization parameter | ΨJB | | 14.1 | | °C/W | QFN 24 pins, JESD51-7 | 15 |
| Quiescent current, battery operation, no load | IQBAT | | 800 | | nA | MODE = LOW, VBUS disconnected | 12 |
| Ship mode quiescent current | IQSHIP | | 460 | | nA | Ship mode | 12 |
| Regulated VINT voltage from SYSREG | VINTREG | | 5.2 | | V | VBUS = 6 V | 19 |
| VBUS overvoltage protection threshold | VBUSOVP | | 6.9 | | V | | 19 |
| VBUS undervoltage threshold | VBUSMIN | | 3.9 | | V | | 19 |
| Threshold for entering ULP mode | VBUSULP | | 1.8 | | V | | 19 |
| Power-on reset release voltage for VBUS | VBUSPOR | | 3.9 | | V | | 19 |
| Brownout reset trigger voltage for VBUS | VBUSBOR | | 3.8 | | V | Device enters BOR only if VBUS < VBUSBOR AND VBAT < VBATBOR | 19 |
| Power-on reset release voltage for VBAT | VBATPOR | | 2.7 | | V | | 27 |
| Brownout reset trigger voltage for VBAT | VBATBOR | | 2.5 | | V | Device enters BOR only if VBUS < VBUSBOR AND VBAT < VBATBOR | 27 |
| Output current limit from battery in discharge | IBATLIM | | 660 | | mA | | 27 |
| Switching frequency for PWM mode | FBUCK | | 3.6 | | MHz | | 33 |
## CAD (KiCad official)
- Symbol: `NPM1100-QDAB-R7`
- Footprint: `Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm`
- 3D model: QFN-24(4x4) (KiCad packages3D, STEP)
- 3D model files: `npm1100-qdab-r7-etched.step` / `npm1100-qdab-r7-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `npm1100-qdab-r7.step` / `npm1100-qdab-r7.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Nordic Semicon datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590907429968429056) (64 pp, sha256 `528cfe803b524180`, retrieved 2026-10-18, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/npm1100-qdab-r7-datasheet.pdf)