Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

NP2N7002VR-G

NATLINEAR · MOSFETs · SOT-23

NP2N7002VR-G from NATLINEAR, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; gate-source voltage limited to ±20 V absolute maximum, with operation at gate voltages as low as 1.8 V.
2 S passive Source terminal of the N-channel MOSFET.
3 D passive Drain; drain-source voltage rated 60 V maximum and continuous drain current 0.34 A.

Key specifications

Parameter Value
Manufacturer NATLINEAR
Package SOT-23
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-source breakdown voltage BVDSS 60 V VGS=0V, ID=250µA 2
Zero gate voltage drain current IDSS 1 µA VDS=48V, VGS=0V 2
Gate-body leakage IGSS -10 10 µA VDS=0V, VGS=±20V 2
Gate threshold voltage VGS(th) 1 1.4 2.5 V VDS=VGS, ID=250µA 2
Drain-source on-state resistance RDS(ON) 1.15 2.5 Ω VGS=10V, ID=200mA 2
Drain-source on-state resistance RDS(ON) 1.25 3.5 Ω VGS=4.5V, ID=200mA 2
Turn-on delay time tD(ON) 10 ns VDD=5V, VGS=10V, RL=250ohm, RGEN=50ohm 2
Turn-off delay time tD(OFF) 15 ns 2
Diode forward voltage VSD 1.5 V VGS=0V, Is=300mA 2
Drain-source voltage VDS 60 V 1
Gate-source voltage VGS -20 20 V 1
Drain current-continuous ID 0.34 A Tj=125℃ 1
Pulsed drain current IDM 0.3 A pulse width≤300μs, duty≤2% 1
Maximum power dissipation PD 0.15 W TA=25℃ 1
Operating junction temperature range Tj -55 150 ℃ 1
Thermal Resistance-Junction to Case Rθjc 1.7 ℃/W 2
Thermal Resistance junction-to ambient RθJa 62.5 ℃/W 2

CAD (KiCad official)

  • Symbol: NP2N7002VR-G
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: np2n7002vr-g-etched.step / np2n7002vr-g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); np2n7002vr-g.step / np2n7002vr-g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: NATLINEAR datasheet (5 pp, sha256 3924bd05a854621e, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF