component
NLV14538BDTR2G
Public Made by Adomby adom
onsemi Monostable Multivibrators, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 4d ago |
| viewers | 4d ago |
| nlv14538bdtr2g-etched.glb | 4d ago |
| nlv14538bdtr2g-etched.step | 4d ago |
| nlv14538bdtr2g-hero.glb | 4d ago |
| nlv14538bdtr2g-hero.overlay.json | 4d ago |
| nlv14538bdtr2g.glb | 4d ago |
| nlv14538bdtr2g.kicad_mod | 4d ago |
| nlv14538bdtr2g.kicad_sym | 4d ago |
| nlv14538bdtr2g.lbr | 4d ago |
| nlv14538bdtr2g.step | 4d ago |
| package.json | 4d ago |
| page.json | 4d ago |
| README.md | 4d ago |
NLV14538BDTR2G
onsemi · Monostable Multivibrators · TSSOP-16
NLV14538BDTR2G from onsemi, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VSS | power_in | Ground (VSS) pin that must be externally grounded, as pins 1, 8 and 15 are all VSS. |
| 2 | CX/RX A | passive | External timing capacitor/resistor node for monostable A, with pulse width T = RX x CX and RX of at least 5.0 kohm. |
| 3 | RESET A | input | Latched reset input for monostable A, where a low level forces Q low and inhibits triggers. |
| 4 | AA | input | Positive-edge trigger input A of monostable A, which allows unlimited rise and fall time. |
| 5 | BA | input | Negative-going-edge trigger input B of monostable A. |
| 6 | QA | output | Q output of monostable A, which is low in the quiescent state and drives two low-power TTL loads. |
| 7 | Q̄ A | output | Complementary Q-bar output of monostable A. |
| 8 | VSS | power_in | Ground (VSS) pin, one of the three VSS pins (1, 8, 15) that must be externally grounded. |
| 9 | QB | output | Complementary Q-bar output of monostable B. |
| 10 | QB | output | Q output of monostable B, which is low in the quiescent state and drives two low-power TTL loads. |
| 11 | BB | input | Negative-going-edge trigger input B of monostable B. |
| 12 | A B | input | Positive-edge trigger input A of monostable B, which allows unlimited rise and fall time. |
| 13 | RESET B | input | Latched reset input for monostable B, where a low level forces Q low and inhibits triggers. |
| 14 | CX/RXB | passive | External timing capacitor/resistor node for monostable B, with pulse width T = RX x CX and RX of at least 5.0 kohm. |
| 15 | VSS | power_in | Ground (VSS) pin that must be externally grounded, as pins 1, 8 and 15 are all VSS. |
| 16 | VDD | power_in | Positive supply, 3.0 Vdc to 18 Vdc operational range (absolute maximum -0.5 to +18.0 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | TSSOP-16 |
| Category | Logic ICs |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| DC Supply Voltage Range | VDD | -0.5 | 18 | V | Voltages referenced to VSS | 1 | |
| Input or Output Voltage Range | Vin, Vout | -0.5 | V | DC or Transient; max VDD + 0.5 | 1 | ||
| Input or Output Current per Pin | Iin, Iout | -10 | 10 | mA | DC or Transient, per pin | 1 | |
| Power Dissipation per Package | PD | 500 | mW | Note 1 | 1 | ||
| Operating Temperature Range | TA | -55 | 125 | °C | 1 | ||
| Storage Temperature Range | Tstg | -65 | 150 | °C | 1 | ||
| Lead Temperature | TL | 260 | °C | 8-Second Soldering | 1 | ||
| Operational supply voltage | VDD | 3 | 18 | Vdc | 3.0 Vdc to 18 Vdc operational limits | 1 | |
| External Timing Resistance | RX | 5 | kΩ | Max is function of leakage (Note 4) | 3 | ||
| External Timing Capacitance | CX | 0 | F | No limit (Note 5) | 3 | ||
| Output Voltage 0 Level | VOL | 0 | 0.05 | Vdc | Vin = VDD or 0, VDD=5.0 V, 25C | 3 | |
| Output Voltage 1 Level | VOH | 4.95 | 5 | Vdc | Vin = 0 or VDD, VDD=5.0 V, 25C | 3 | |
| Input Voltage 0 Level | VIL | 2.25 | 1.5 | Vdc | VO = 4.5 or 0.5 Vdc, VDD=5.0 V, 25C | 3 | |
| Input Voltage 1 Level | VIH | 3.5 | 2.75 | Vdc | VO = 0.5 or 4.5 Vdc, VDD=5.0 V, 25C | 3 | |
| Output Drive Current Source | IOH | -2.4 | -4.2 | mAdc | VOH = 2.5 Vdc, VDD=5.0 V, 25C | 3 | |
| Output Drive Current Sink | IOL | 0.51 | 0.88 | mAdc | VOL = 0.4 Vdc, VDD=5.0 V, 25C | 3 | |
| Input Current, Pin 2 or 14 | Iin | 1e-05 | 0.05 | µAdc | VDD=15 V, 25C (printed ±) | 3 | |
| Input Current, Other Inputs | Iin | 1e-05 | 0.1 | µAdc | VDD=15 V, 25C (printed ±) | 3 | |
| Input Capacitance, Pin 2 or 14 | Cin | 25 | pF | 3 | |||
| Input Capacitance, Other Inputs | Cin | 5 | 7.5 | pF | Vin = 0 | 3 | |
| Quiescent Current (Per Package) | IDD | 0.005 | 5 | µAdc | Q = Low, Q̄ = High, VDD=5.0 V, 25C | 3 | |
| Quiescent Current, Active State (Both) | IDD | 0.04 | 0.2 | mAdc | Q = High, Q̄ = Low, VDD=5.0 V, 25C | 3 | |
| Output Rise Time | tTLH | 100 | 200 | ns | CL = 50 pF, TA = 25C, VDD=5.0 V | 4 | |
| Output Fall Time | tTHL | 100 | 200 | ns | CL = 50 pF, TA = 25C, VDD=5.0 V | 4 | |
| Propagation Delay A or B to Q or Q̄ | tPLH, tPHL | 300 | 600 | ns | CL = 50 pF, VDD=5.0 V | 4 | |
| Propagation Delay Reset to Q or Q̄ | tPLH, tPHL | 250 | 500 | ns | CL = 50 pF, VDD=5.0 V | 4 | |
| Input Pulse Width A, B, or Reset | tWH, tWL | 170 | 85 | ns | VDD=5.0 V | 4 | |
| Retrigger Time | trr | 0 | ns | VDD=5.0 V | 4 | ||
| Output Pulse Width | T | 198 | 210 | 230 | µs | CX = 0.002 µF, RX = 100 kΩ, VDD=5.0 V | 4 |
| Output Pulse Width | T | 9.3 | 9.86 | 10.5 | ms | CX = 0.1 µF, RX = 100 kΩ, VDD=5.0 V | 4 |
| Output Pulse Width | T | 0.91 | 0.965 | 1.03 | s | CX = 10 µF, RX = 100 kΩ, VDD=5.0 V | 4 |
| Pulse Width Match between circuits | 100[(T1, T2)/T1] | -5 | 1 | 5 | % | CX = 0.1 µF, RX = 100 kΩ, VDD=5.0 V | 4 |
CAD (KiCad official)
- Symbol:
NLV14538BDTR2G - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
nlv14538bdtr2g-etched.step/nlv14538bdtr2g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);nlv14538bdtr2g.step/nlv14538bdtr2g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (13 pp, sha256
8de5045f089acb45, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).