component

NL17SZ08DBVT1G

Public Made by Adom

by adom

onsemi Logic Gates, SC-74A-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicnl17sz08dbvt1gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers nl17sz08dbvt1g: viewers · Ray 5d ago
nl17sz08dbvt1g-etched.glb Publish 0.1.0 · Ray 5d ago
nl17sz08dbvt1g-etched.step nl17sz08dbvt1g: factory component page (tier=lcsc) · Ray 5d ago
nl17sz08dbvt1g-hero.glb nl17sz08dbvt1g: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
nl17sz08dbvt1g-hero.overlay.json Publish 0.1.0 · Ray 5d ago
nl17sz08dbvt1g.glb Publish 0.1.0 · Ray 5d ago
nl17sz08dbvt1g.kicad_mod Publish 0.1.0 · Ray 5d ago
nl17sz08dbvt1g.kicad_sym Publish 0.1.0 · Ray 5d ago
nl17sz08dbvt1g.lbr Publish 0.1.0 · Ray 5d ago
nl17sz08dbvt1g.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

NL17SZ08DBVT1G

onsemi · Logic Gates · SC-74A-5

NL17SZ08DBVT1G from onsemi, in a SC-74A-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 B input Logic input B of the 2-input AND gate; inputs are overvoltage tolerant up to 5.5 V and the recommended DC input voltage range is 0 V to 5.5 V.
2 A input Logic input A of the 2-input AND gate; inputs are overvoltage tolerant up to 5.5 V and the recommended DC input voltage range is 0 V to 5.5 V.
3 GND power_in Ground reference pin for the device.
4 Y output Gate output implementing Y = A·B; in active mode the output swings between GND and VCC, and the output source/sink current is rated ±50 mA maximum.
5 VCC power_in Positive supply pin; the device is designed for VCC operation from 1.65 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer onsemi
Package SC-74A-5
Category Logic
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Positive DC Supply Voltage VCC 1.65 5.5 V 4
DC Input Voltage VIN 0 5.5 V 4
DC Output Voltage Active-Mode (High or Low State) VOUT 0 V Active-Mode (High or Low State) 4
DC Output Voltage Tri-State Mode VOUT 0 5.5 V Tri-State Mode (Note 1) 4
DC Output Voltage Power-Down Mode VOUT 0 5.5 V Power-Down Mode (VCC = 0 V) 4
Operating Temperature Range TA -55 125 °C 4
Input Rise and Fall Time tr, tf 0 20 ns/V VCC = 1.65 V to 1.95 V 4
Input Rise and Fall Time tr, tf 0 10 ns/V VCC = 3.0 V to 3.6 V 4
Input Rise and Fall Time tr, tf 0 5 ns/V VCC = 4.5 V to 5.5 V 4
DC Supply Voltage VCC -0.5 6.5 V SC-74A, SC-88A, SOT-553, SOT-953, UDFN6 3
DC Input Voltage VIN -0.5 6.5 V SC-74A, SC-88A, SOT-553, SOT-953, UDFN6 3
DC Output Voltage Active-Mode (High or Low State) VOUT -0.5 V Active-Mode (High or Low State) 3
DC Output Voltage Tri-State Mode VOUT -0.5 6.5 V Tri-State Mode (Note 1) 3
DC Output Voltage Power-Down Mode VOUT -0.5 6.5 V Power-Down Mode (VCC = 0 V) 3
DC Input Diode Current IIK -50 mA VIN < GND 3
DC Output Diode Current IOK -50 mA VOUT < GND 3
DC Output Source/Sink Current IOUT -50 50 mA 3
DC Supply Current per Supply Pin or Ground Pin ICC or IGND -100 100 mA 3
Storage Temperature Range TSTG -65 150 °C 3
Lead Temperature TL 260 °C 1 mm from Case for 10 secs 3
Junction Temperature Under Bias TJ 150 °C 3
Thermal Resistance, Junction-to-Ambient θJA 320 °C/W SC-74A; minimum pad spacing on FR4, 10 mm by 1 inch 2 oz copper trace, no air flow per JESD51-7 3
Power Dissipation in Still Air PD 390 mW SC-74A 3
ESD Withstand Voltage Human Body Model VESD 2000 V HBM tested to ANSI/ESDA/JEDEC JS-001-2017 3
ESD Withstand Voltage Charged Device Model VESD 1000 V CDM tested to EIA/JESD22-C101-F 3
Latchup Performance ILatchup 100 mA Tested to EIA/JESD78 Class II 3
High-Level Output Voltage VOH 1.29 1.4 V VIN = VIH or VIL, IOH = -4 mA, VCC = 1.65 V, TA = 25C 4
High-Level Output Voltage VOH 1.9 2.1 V VIN = VIH or VIL, IOH = -8 mA, VCC = 2.3 V, TA = 25C 4
High-Level Output Voltage VOH 2.2 2.4 V VIN = VIH or VIL, IOH = -12 mA, VCC = 2.7 V, TA = 25C 4
High-Level Output Voltage VOH 2.4 2.7 V VIN = VIH or VIL, IOH = -16 mA, VCC = 3.0 V, TA = 25C 4
High-Level Output Voltage VOH 2.3 2.5 V VIN = VIH or VIL, IOH = -24 mA, VCC = 3.0 V, TA = 25C 4
High-Level Output Voltage VOH 3.8 4 V VIN = VIH or VIL, IOH = -32 mA, VCC = 4.5 V, TA = 25C 4
Low-Level Output Voltage VOL 0.1 V VIN = VIH or VIL, IOL = 100 µA, VCC = 1.65 V to 5.5 V, TA = 25C 4
Low-Level Output Voltage VOL 0.08 0.24 V VIN = VIH or VIL, IOL = 4 mA, VCC = 1.65 V, TA = 25C 4
Low-Level Output Voltage VOL 0.2 0.3 V VIN = VIH or VIL, IOL = 8 mA, VCC = 2.3 V, TA = 25C 4
Low-Level Output Voltage VOL 0.22 0.4 V VIN = VIH or VIL, IOL = 12 mA, VCC = 2.7 V, TA = 25C 4
Low-Level Output Voltage VOL 0.28 0.4 V VIN = VIH or VIL, IOL = 16 mA, VCC = 3.0 V, TA = 25C 4
Low-Level Output Voltage VOL 0.38 0.55 V VIN = VIH or VIL, IOL = 24 mA, VCC = 3.0 V, TA = 25C 4
Low-Level Output Voltage VOL 0.42 0.55 V VIN = VIH or VIL, IOL = 32 mA, VCC = 4.5 V, TA = 25C 4
Input Leakage Current IIN -0.1 0.1 µA VIN = 5.5 V or GND, VCC = 1.65 V to 5.5 V, TA = 25C 4
Input Leakage Current IIN -1 1 µA VIN = 5.5 V or GND, VCC = 1.65 V to 5.5 V, -55C ≤ TA ≤ 125C 4
Power Off Leakage Current IOFF 1 µA VIN = 5.5 V or VOUT = 5.5 V, VCC = 0 V, TA = 25C 4
Power Off Leakage Current IOFF 10 µA VIN = 5.5 V or VOUT = 5.5 V, VCC = 0 V, -55C ≤ TA ≤ 125C 4
Quiescent Supply Current ICC 1 µA VIN = VCC or GND, VCC = 5.5 V, TA = 25C 4
Quiescent Supply Current ICC 10 µA VIN = VCC or GND, VCC = 5.5 V, -55C ≤ TA ≤ 125C 4
Propagation Delay, A to Y tPLH, tPHL 6.3 12 ns RL = 1 MΩ, CL = 15 pF, VCC = 1.65 V to 1.95 V, TA = 25C 5
Propagation Delay, A to Y tPLH, tPHL 12.7 ns RL = 1 MΩ, CL = 15 pF, VCC = 1.65 V to 1.95 V, -55C ≤ TA ≤ 125C 5
Propagation Delay, A to Y tPLH, tPHL 3.4 7 ns RL = 1 MΩ, CL = 15 pF, VCC = 2.3 V to 2.7 V, TA = 25C 5
Propagation Delay, A to Y tPLH, tPHL 7.5 ns RL = 1 MΩ, CL = 15 pF, VCC = 2.3 V to 2.7 V, -55C ≤ TA ≤ 125C 5
Propagation Delay, A to Y tPLH, tPHL 2.6 4.7 ns RL = 1 MΩ, CL = 15 pF, VCC = 3.0 V to 3.6 V, TA = 25C 5
Propagation Delay, A to Y tPLH, tPHL 5 ns RL = 1 MΩ, CL = 15 pF, VCC = 3.0 V to 3.6 V, -55C ≤ TA ≤ 125C 5
Propagation Delay, A to Y tPLH, tPHL 3.3 5.2 ns RL = 500 Ω, CL = 50 pF, VCC = 3.0 V to 3.6 V, TA = 25C 5
Propagation Delay, A to Y tPLH, tPHL 5.5 ns RL = 500 Ω, CL = 50 pF, VCC = 3.0 V to 3.6 V, -55C ≤ TA ≤ 125C 5
Propagation Delay, A to Y tPLH, tPHL 2.2 4.1 ns RL = 1 MΩ, CL = 15 pF, VCC = 4.5 V to 5.5 V, TA = 25C 5
Propagation Delay, A to Y tPLH, tPHL 4.4 ns RL = 1 MΩ, CL = 15 pF, VCC = 4.5 V to 5.5 V, -55C ≤ TA ≤ 125C 5
Propagation Delay, A to Y tPLH, tPHL 2.7 4.5 ns RL = 500 Ω, CL = 50 pF, VCC = 4.5 V to 5.5 V, TA = 25C 5
Propagation Delay, A to Y tPLH, tPHL 4.8 ns RL = 500 Ω, CL = 50 pF, VCC = 4.5 V to 5.5 V, -55C ≤ TA ≤ 125C 5

CAD (KiCad official)

  • Symbol: NL17SZ08DBVT1G
  • Footprint: Package_TO_SOT_SMD:SC-74A-5_1.55x2.9mm_P0.95mm
  • 3D model: SC-74A-5 (KiCad packages3D, STEP)
  • 3D model files: nl17sz08dbvt1g-etched.step / nl17sz08dbvt1g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); nl17sz08dbvt1g.step / nl17sz08dbvt1g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (13 pp, sha256 e585f450b483dad4, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF