main
Ray Publish 0.1.0 aa1a011 8d ago
{
  "slug": "njg1144ka1-te1",
  "version": "0.1.0",
  "type": "component",
  "description": "JRC Low Noise Amplifiers (LNA) - RF, SOT-563. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "rf and wireless",
    "njg1144ka1-te1",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "njg1144ka1-te1.kicad_sym",
    "njg1144ka1-te1.kicad_mod",
    "njg1144ka1-te1.glb",
    "njg1144ka1-te1.step",
    "njg1144ka1-te1.lbr",
    "docs/hero.png",
    "docs/njg1144ka1-te1-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "njg1144ka1-te1-hero.glb",
    "njg1144ka1-te1-hero.overlay.json",
    "njg1144ka1-te1-etched.glb"
  ],
  "component": {
    "mpn": "NJG1144KA1-TE1",
    "manufacturer": "JRC",
    "package": "SOT-563",
    "pin_count": 6,
    "category": "RF And Wireless",
    "subcategory": "Low Noise Amplifiers (LNA) - RF",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589838391819857920",
    "parts": {
      "symbol": "njg1144ka1-te1.kicad_sym",
      "footprint": "njg1144ka1-te1.kicad_mod",
      "model_3d": "njg1144ka1-te1-hero.glb",
      "model_3d_plain": "njg1144ka1-te1-etched.glb",
      "model_3d_step": "njg1144ka1-te1-etched.step",
      "model_3d_step_plain": "njg1144ka1-te1.step",
      "lbr": "njg1144ka1-te1.lbr"
    },
    "distributor_links": {
      "lcsc": "C3039932",
      "digikey": "2129-NJG1144KA1-TE1-ND",
      "mouser": "513-NJG1144KA1-TE1"
    },
    "distributor_check": {
      "checked_at": "2026-10-20T22:39:34Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "2129-NJG1144KA1-TE1-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "513-NJG1144KA1-TE1",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "RFOUT",
        "type": "output",
        "description": "RF output and voltage supply terminal; supply range is 1.5V to 3.6V (absolute maximum 5.0V)."
      },
      {
        "number": "2",
        "name": "GND",
        "type": "power_in",
        "description": "Ground terminal (0V), connect to the PCB ground plane."
      },
      {
        "number": "3",
        "name": "GND",
        "type": "power_in",
        "description": "Ground terminal (0V), connect to the PCB ground plane."
      },
      {
        "number": "4",
        "name": "RFIN",
        "type": "input",
        "description": "RF input terminal; a DC blocking capacitor is not required but an external matching circuit is required."
      },
      {
        "number": "5",
        "name": "GND",
        "type": "power_in",
        "description": "Ground terminal (0V), connect to the PCB ground plane."
      },
      {
        "number": "6",
        "name": "NC(GND)",
        "type": "passive",
        "description": "Not connected to the internal circuit; the datasheet says to connect it to the PCB ground plane."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-sonnet-5-5",
        "primary_mode": "text+vision",
        "consensus_model": "claude-opus-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The package hint was SOT-563, but the datasheet gives the package as FLP6-A1 (1.6mm x 1.6mm x 0.55mm; Pin 6 is NC(GND). It is not connected internally, but the datasheet says to ground it on the PCB. It; The RFOUT pin also carries the VDD supply, so it is typed output. Bidirectional or power_in could al",
          "vision extraction: provenance cannot be text-verified; needs consensus"
        ],
        "pages_sent": 15,
        "cost_usd": 0.1666,
        "at": "2026-10-20T22:33:24"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589838391819857920",
        "pages": 15,
        "sha256": "c0f6a926181fd705",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 6,
        "described": 6,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "njg1144ka1-te1.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          1.6,
          1.6,
          0.63
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "76c34aa4905777c0a8abe4718019904a3a9f8343cab7cc056f4516b7ef5165fc",
        "checked": "2026-10-20",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "njg1144ka1-te1-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          1.6,
          1.6,
          0.63
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "f8adcf056d8dbf92e6ddebfc8f46d048ea77c6b67f31019cce1665fa4051855e",
        "checked": "2026-10-20",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}