NCV887001D1R2G

{
  "slug": "ncv887001d1r2g",
  "version": "0.1.0",
  "type": "component",
  "description": "onsemi DC-DC Converters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "power management (pmic)",
    "ncv887001d1r2g",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "ncv887001d1r2g.kicad_sym",
    "ncv887001d1r2g.kicad_mod",
    "ncv887001d1r2g.glb",
    "ncv887001d1r2g.step",
    "ncv887001d1r2g.lbr",
    "docs/hero.png",
    "docs/ncv887001d1r2g-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "ncv887001d1r2g-hero.glb",
    "ncv887001d1r2g-hero.overlay.json",
    "ncv887001d1r2g-etched.glb"
  ],
  "component": {
    "mpn": "NCV887001D1R2G",
    "manufacturer": "onsemi",
    "package": "SOIC-8",
    "pin_count": 8,
    "category": "Power Management (PMIC)",
    "subcategory": "DC-DC Converters",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590161646359511040",
    "parts": {
      "symbol": "ncv887001d1r2g.kicad_sym",
      "footprint": "ncv887001d1r2g.kicad_mod",
      "model_3d": "ncv887001d1r2g-hero.glb",
      "model_3d_plain": "ncv887001d1r2g-etched.glb",
      "model_3d_step": "ncv887001d1r2g-etched.step",
      "model_3d_step_plain": "ncv887001d1r2g.step",
      "lbr": "ncv887001d1r2g.lbr"
    },
    "distributor_links": {
      "lcsc": "C604103",
      "digikey": "NCV887001D1R2GOSTR-ND"
    },
    "distributor_check": {
      "checked_at": "2026-10-18T18:32:31Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "NCV887001D1R2GOSTR-ND",
        "status": "found"
      },
      "mouser": {
        "pn": null,
        "status": "quota"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "EN/SYNC",
        "type": "input",
        "description": "Enable and synchronization input whose falling edge synchronizes the internal oscillator, and the part enters sleep mode when this pin is held low longer than the enable time-out period."
      },
      {
        "number": "2",
        "name": "ISNS",
        "type": "input",
        "description": "Current sense input, connected to the source of the external N-MOSFET through a current-sense resistor to ground, used for switching-current regulation and current limiting."
      },
      {
        "number": "3",
        "name": "GND",
        "type": "power_in",
        "description": "Ground reference for the device."
      },
      {
        "number": "4",
        "name": "GDRV",
        "type": "output",
        "description": "Gate driver output that connects to the gate of the external N-MOSFET, with an optional series resistance to tailor EMC performance."
      },
      {
        "number": "5",
        "name": "VDRV",
        "type": "power_out",
        "description": "Internally regulated driving-voltage supply for the external N-MOSFET, sourced from VIN, to be bypassed with a 1.0 F ceramic capacitor to ground (as printed in the datasheet)."
      },
      {
        "number": "6",
        "name": "VIN",
        "type": "power_in",
        "description": "Input voltage pin for the device, rated 3.2 V to 40 V operating with 45 V load dump, and absolute maximum DC supply of -0.3 V to 40 V; a diode from the input supply to VIN is needed for bootstrapping."
      },
      {
        "number": "7",
        "name": "VC",
        "type": "output",
        "description": "Output of the voltage error amplifier, with an external compensator network from VC to GND used to stabilize the converter; absolute maximum DC voltage is -0.3 V to 3.6 V."
      },
      {
        "number": "8",
        "name": "VFB",
        "type": "input",
        "description": "Output voltage feedback input, where a resistor divider from the output to VFB and VFB to GND sets the regulated output voltage; absolute maximum DC voltage is -0.3 V to 3.6 V."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The datasheet text gives the VDRV bypass capacitor as '1.0 F' with the micro symbol missing in the e; The PIN CONNECTIONS drawing on page 1 is scrambled in the text extraction, so pin positions were tak; KiCad types for VDRV (regulator output, power_out) and VC (error-amp output, output) are inferred fr"
        ],
        "pages_sent": 7,
        "cost_usd": 0.061,
        "at": "2026-10-18T18:32:16"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590161646359511040",
        "pages": 17,
        "sha256": "1f3c3c6e3bb0722b",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 8,
        "described": 8,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "ncv887001d1r2g.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
        "checked": "2026-10-18",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "ncv887001d1r2g-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "4b80a27c2b9c6a46e4af02244dfa26617e001d51f4f39fa309ef63b7e7d2d95d",
        "checked": "2026-10-18",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}