component

NCV78723MW2R2G

Public Made by Adom

by adom

onsemi LED Drivers, QFN-24-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentled driversncv78723mw2r2gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers ncv78723mw2r2g: viewers · Ray 8d ago
ncv78723mw2r2g-etched.glb Publish 0.1.0 · Ray 8d ago
ncv78723mw2r2g-etched.step ncv78723mw2r2g: factory component page (tier=lcsc) · Ray 8d ago
ncv78723mw2r2g-hero.glb ncv78723mw2r2g: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
ncv78723mw2r2g-hero.overlay.json Publish 0.1.0 · Ray 8d ago
ncv78723mw2r2g.glb Publish 0.1.0 · Ray 8d ago
ncv78723mw2r2g.kicad_mod Publish 0.1.0 · Ray 8d ago
ncv78723mw2r2g.kicad_sym Publish 0.1.0 · Ray 8d ago
ncv78723mw2r2g.lbr Publish 0.1.0 · Ray 8d ago
ncv78723mw2r2g.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

NCV78723MW2R2G

onsemi · LED Drivers · QFN-24-EP(5x5)

NCV78723MW2R2G from onsemi, in a QFN-24-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TEST input Test pin that has to be connected to ground, with an absolute maximum rating of −0.3 V to 3.6 V.
2 TEST1 bidirectional Test pin that can be connected to ground or left floating, with an absolute maximum rating of −0.3 V to the lower of VBOOST + 0.3 V or 68 V.
3 VBOOSTM3V power_out Output of the VBOOSTM3V regulator, which uses the external capacitor C_M3V; absolute maximum rating is the higher of VBOOST − 3.6 V or −0.3 V to the lower of VBOOST + 0.3 V or 68 V.
4 VBOOST power_in Booster input supply with a recommended range of +6 V to +67 V for the N78723-2 device and an absolute maximum of −0.3 V to +68 V.
5 TEST2 bidirectional Test pin that can be connected to ground or left floating, with the same absolute maximum rating as TEST1 (−0.3 V to the lower of VBOOST + 0.3 V or 68 V).
6 GND power_in Ground pin; the exposed pad must be hard wired to this GND pin for electrical and thermal connection.
7 VLED2 input LED string 2 forward voltage sense input with an absolute maximum of −0.3 V to the lower of VBOOST + 0.3 V or 68 V, used with a series resistor R_LED_2 (Min. 1 k as printed) to limit IVLED to ±30 mA.
8 LBCKSW2 output Buck 2 switch output with a low-side limit of −2.0 V to VINBCK2 + 0.3 V.
9 GND/NC power_in Listed as GND/NC in the table: connect to ground or leave unconnected in the application, as it is not a functional signal pin.
10 VINBCK2 power_in Buck 2 high-voltage supply that must be hard connected to VBOOST on the PCB, with an operating range of VBOOST − 0.1 V to VBOOST + 0.1 V.
11 GND/NC power_in Listed as GND/NC in the table: connect to ground or leave unconnected in the application, as it is not a functional signal pin.
12 LEDCTRL2 input LED string 2 enable input (medium-voltage IO) with an absolute maximum of −0.3 V to 7.0 V; it is ignored in FSO and stand-alone modes.
13 RSTB input External reset input (medium-voltage IO) with an absolute maximum of −0.3 V to 7.0 V; a falling edge resets the device or enters FSO mode depending on FSO_MD[2:0].
14 SDO output SPI data output, open-drain, with an absolute maximum of −0.3 V to 7.0 V; it is high impedance when the device is not selected.
15 CSB input SPI chip select, active low (medium-voltage IO) with an absolute maximum of −0.3 V to 7.0 V.
16 SCLK input SPI clock input (medium-voltage IO) with an absolute maximum of −0.3 V to 7.0 V; data is sampled on the rising edge.
17 SDI input SPI data input from the master (medium-voltage IO) with an absolute maximum of −0.3 V to 7.0 V.
18 VDD power_in 3 V logic supply with a recommended range of 3.05 V to 3.6 V (3.3 V typical) and an absolute maximum of −0.3 V to 3.6 V.
19 LEDCTRL1 input LED string 1 enable input (medium-voltage IO) with an absolute maximum of −0.3 V to 7.0 V; it is ignored in FSO and stand-alone modes.
20 GND/NC power_in Listed as GND/NC in the table: connect to ground or leave unconnected in the application, as it is not a functional signal pin.
21 VINBCK1 power_in Buck 1 high-voltage supply that must be hard connected to VBOOST on the PCB, with an operating range of VBOOST − 0.1 V to VBOOST + 0.1 V.
22 GND/NC power_in Listed as GND/NC in the table: connect to ground or leave unconnected in the application, as it is not a functional signal pin.
23 LBCKSW1 output Buck 1 switch output with a low-side limit of −2.0 V to VINBCK1 + 0.3 V.
24 VLED1 input LED string 1 forward voltage sense input with an absolute maximum of −0.3 V to the lower of VBOOST + 0.3 V or 68 V, used with a series resistor R_LED_1 (Min. 1 k as printed) to limit IVLED to ±30 mA.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer onsemi
Package QFN-24-EP(5x5)
Category LED Drivers
Pins 25

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Boost Supply Voltage VBOOST 6 67 V N78723−2 Device 6
Low Voltage Supply VDD 3.05 3.3 3.6 V 6
Buck Switch Output Current I_LBCKSW 1.9 A 6
Functional Operating Junction Temperature Range TJF -40 155 °C 6
Parametric Operating Junction Temperature Range TJP -40 150 °C 6
VBOOST Supply Voltage VBOOST -0.3 68 V 6
Logic Supply Voltage VDD -0.3 3.6 V 6
Medium Voltage IO Pins IOMV -0.3 7 V 6
VLED Sense Voltage VLEDx -0.3 V 6
Test Pins TESTx -0.3 V 6
Buck Switch Low Side LBCKSWx -2 V 6
VLED Sink/Source Current IVLEDx -30 30 mA 6
Storage Temperature TSTRG -50 150 °C Limited time up to 100 hours; otherwise max 85 °C (Note 9) 6
Electrostatic Discharge, Human Body Model VESD_HBM -2 2 kV Human Body Model 6
Electrostatic Discharge, Charge Device Model VESD_CDM -500 500 V Charge Device Model 6
VDD 3 V Logic Supply Current Consumption I_VDD 6 mA 7
POR Toggle Level on VDD Rising POR3V_H 2.7 3.05 V 7
POR Toggle Level on VDD Falling POR3V_L 2.45 2.8 V 7
OTP UV Toggle Level on VBOOST OTP_UV 13 15 V 7
VBSTM3 Regulator Output Voltage VBSTM3 -3.6 -3.3 -3 V Referenced to VBOOST 7
VBOOSTM3V DC Output Current Consumption, N78723−2 Device M3V_IOUT 5 22.5 mA N78723−2 Device; VBOOST = 68 V, VLED1,2 = 34 V, fBUCK = 1.61 MHz, QGATE = 14 nC (Note 19) 7
Output Current Limitation M3V_ILIM 200 mA 7
VBSTM3 External Decoupling Cap. CVBSTM3V 0.3 2.2 F Referenced to VBOOST 7
VBOOST POR Level on N78723−2 Device M3V_VBSTPOR 3.5 5.5 V N78723−2 Device (Note 20) 7
System Oscillator Frequency FOSC10M 8 10 12 MHz 7
On Resistance, Range 1, Room Temperature Rdson1 5.2 Ω I(VINBCKx) = 0.18 A, V(BOOST − VINBCKx) ≤ 0.2 V 8
On Resistance at Hot, Range 1 Rdson1_hot 7.2 Ω At Tj = 150 °C, I(VINBCKx) = 0.18 A, V(BOOST − VINBCKx) ≤ 0.2 V 8
On Resistance, Range 2, Room Temperature Rdson2 2.6 Ω I(VINBCKx) = 0.375 A, V(BOOST − VINBCKx) ≤ 0.2 V 8
On Resistance at Hot, Range 2 Rdson2_hot 3.6 Ω At Tj = 150 °C, I(VINBCKx) = 0.375 A, V(BOOST − VINBCKx) ≤ 0.2 V 8
On Resistance, Range 3, Room Temperature Rdson3 1.3 Ω I(VINBCKx) = 0.75 A, V(BOOST − VINBCKx) ≤ 0.2 V 8
On Resistance at Hot, Range 3 Rdson3_hot 1.8 Ω At Tj = 150 °C, I(VINBCKx) = 0.75 A, V(BOOST − VINBCKx) ≤ 0.2 V 8
On Resistance, Range 4, Room Temperature Rdson4 0.65 Ω I(VINBCKx) = 1.5 A, V(BOOST − VINBCKx) ≤ 0.2 V 8
On Resistance at Hot, Range 4 Rdson4_hot 0.9 Ω At Tj = 150 °C, I(VINBCKx) = 1.5 A, V(BOOST − VINBCKx) ≤ 0.2 V 8
Current Sense Threshold Level, Range 2, Min Value ITHR2_000 47.813 56.25 64.688 mA BUCKx_VTHR = 00000000; End of the BUCK ON-Phase 9
Current Sense Threshold Level, Range 3, Min Value ITHR3_000 95.625 112.5 129.375 mA BUCKx_VTHR = 00000000; End of the BUCK ON-Phase 9
Current Sense Threshold Level, Range 4, Min Value ITHR4_000 191.25 225 258.75 mA BUCKx_VTHR = 00000000; End of the BUCK ON-Phase 9
Current Threshold Accuracy Only with Trimming Constant for the Highest Range, N78723−2 ITHR_ERR_DD -9 9 % N78723−2; Specified for BUCKx_VTHR ≥ 01101110, without the Delta of the Trimming Code and without Temp. Compensation 9
Current Threshold Accuracy without Temperature Compensation, N78723−2 ITHR_ERR_D -7 7 % N78723−2; Specified for BUCKx_VTHR ≥ 01101110, with the Delta of the Trimming Code and without Temp. Compensation 9
Current Threshold Accuracy, N78723−2 ITHR_ERR -4 4 % N78723−2; Specified for BUCKx_VTHR ≥ 01101110, the Delta of the Trimming Code and Temp. Compensation 9
Offset of Peak Current Comparator, N78723−2 Device CMP_OFFSET -10 10 mV N78723−2 Device 10
Over-Current Detection Level, Range 1 OCDR1 286 388 mA Typ. 1.5 × ITHR1_255 10
Over-Current Detection Level, Range 2 OCDR2 573 776 mA Typ. 1.5 × ITHR2_255 10
Over-Current Detection Level, Range 3 OCDR3 1148 1553 mA Typ. 1.5 × ITHR3_255 10
Over-Current Detection Level, Range 4 OCDR4 2295 3105 mA Typ. 1.5 × ITHR4_255 10
TOFF Time Relative Error TOFF_ERR -10 10 % TC = TOFF × VLED @ VLED > 2 V, TOFF > 350 ns 10
TOFF Time Absolute Error TOFF_ERR_ABS -35 35 ns TC = TOFF × VLED @ VLED > 2 V, TOFF ≤ 350 ns 10
Detection Level of VLED to be Too Low VLED_LMT 1.62 1.8 1.98 V 10
TOFF Time for Low VLED Voltages, N78723−2 Device TC_LOW 72 105 140 s VLED < VLED_LMT (Note 24) 10
Buck Minimum TON Time TON_MIN 50 250 ns For VINBCKx, LBCKSWx < 2.4 V, No Failure at LBCKSWx Pin 10
High-Level Input Voltage, 5 V Tolerant Digital Inputs VINHI 2 V 10
Low-Level Input Voltage, 5 V Tolerant Digital Inputs VINLO 0.8 V 10
Pull Resistance RPULL 40 160 k 10
Low-Voltage Output Voltage, SDO VOUTLO 0.4 V IOUT = −10 mA (Current Flows into the Pin) 11
High-Level Input Voltage, 3 V Digital Inputs VIN3HI 2.3 V 11
Low-Level Input Voltage, 3 V Digital Inputs VIN3LO 0.8 V 11
ADC Thermal Shutdown Threshold Level ADC_TSD 163 169 175 °C ADC Measurement of Junction Temperature 8
ADC Full Scale for Temp. Measurement, N78723−2 Device ADCFS_TEMP 190 200 210 °C N78723−2 Device 8
Thermal Resistance Junction to Exposed Pad, QFN24 5x5 Rthjp 5 °C/W Includes typical solder thickness under the Exposed Pad (Note 17) 7

CAD (KiCad official)

  • Symbol: NCV78723MW2R2G
  • Footprint: Package_DFN_QFN:QFN-24-1EP_5x5mm_P0.65mm_EP3.2x3.2mm
  • 3D model: QFN-24-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: ncv78723mw2r2g-etched.step / ncv78723mw2r2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ncv78723mw2r2g.step / ncv78723mw2r2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (34 pp, sha256 2d20e042909d3dee, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF