component

NCV57000DWR2G

Public Made by Adom

by adom

onsemi Isolators - Gate Drivers, SOIC-16-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ncv57000dwr2gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

NCV57000DWR2G

onsemi · Isolators - Gate Drivers · SOIC-16-300mil

NCV57000DWR2G from onsemi, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VEE2A power_in Output side negative power supply; bypass to GND2 with capacitor.
2 DESAT input IGBT desaturation detection input with internal charging current source IDESAT−CHG; comparator threshold VDESAT−THR = 9 V; 5 μs mute time after fault.
3 GND2 power_in Output side gate drive reference connected to IGBT emitter or FET source.
4 OUTH output High-side gate driver output providing +4 A source current at IGBT Miller plateau.
5 VDD2 power_in Output side positive power supply operating range UVLO2 to 24 V; bypass to GND2.
6 OUTL output Low-side gate driver output providing −6 A sink current; actively pulled low during startup and fault conditions.
7 CLAMP bidirectional Miller clamp connected to IGBT gate; internal NFET clamps when voltage falls below VEE2 + VCLAMP−THR.
8 VEE2 power_in Output side negative power supply with range −10 to 0 V supporting down to −9 V capability.
9 GND1A power_in Input side ground reference.
10 IN+ input Non−inverted logic input with 50 kΩ pull−down; internally clamped to VDD1; 40 ns minimum pulse width for guaranteed response.
11 IN− input Inverted logic input with 50 kΩ pull−up; internally clamped to VDD1; 40 ns minimum pulse width for guaranteed response.
12 RDY tri_state Power-good output (active high) with 50 kΩ open-drain pull-up when both VDD1 and VDD2 supplies valid.
13 /FLT tri_state Fault output (active low) with 50 kΩ open-drain pull-up indicating IGBT desaturation condition.
14 /RST input Fault reset input (active low) with 50 kΩ pull-up; 800 ns minimum pulse width to reset fault latch.
15 VDD1 power_in Input side power supply with operating range 3.3 V to 5.5 V.
16 GND1 power_in Input side ground reference.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOIC-16-300mil
Category Power Management (PMIC)
Pins 16

CAD (KiCad official)

  • Symbol: NCV57000DWR2G
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: ncv57000dwr2g-etched.step / ncv57000dwr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ncv57000dwr2g.step / ncv57000dwr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (14 pp, sha256 51cf849f5cc8d304, retrieved 2026-09-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF