component
NCP803SN293T1G
Public Made by Adomby adom
onsemi Supervisor And Reset ICs, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 14d ago |
| viewers | 14d ago |
| ncp803sn293t1g-etched.glb | 14d ago |
| ncp803sn293t1g-etched.step | 14d ago |
| ncp803sn293t1g-hero.glb | 14d ago |
| ncp803sn293t1g-hero.overlay.json | 14d ago |
| ncp803sn293t1g.glb | 14d ago |
| ncp803sn293t1g.kicad_mod | 14d ago |
| ncp803sn293t1g.kicad_sym | 14d ago |
| ncp803sn293t1g.lbr | 14d ago |
| ncp803sn293t1g.step | 14d ago |
| package.json | 14d ago |
| page.json | 14d ago |
| README.md | 14d ago |
NCP803SN293T1G
onsemi · Supervisor And Reset ICs · SOT-23
NCP803SN293T1G from onsemi, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference pin for the supply and the reset output. |
| 2 | RESET | output | Open-drain active-low reset output that stays low while VCC is below the reset voltage threshold and for a reset timeout period after VCC rises above the threshold, and is guaranteed valid down to VCC = 1.0 V. |
| 3 | VCC | power_in | Supply voltage input monitored by the device, with a 100 nF bypass capacitor recommended between VCC and GND; operating VCC range is 1.0 V to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOT-23 |
| Category | Power Management (PMIC) |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VCC Range (TA = 0°C to +70°C) | VCC | 1 | 5.5 | V | TA = 0°C to +70°C | 3 | |
| VCC Range (TA = −40°C to +105°C) | VCC | 1.2 | 5.5 | V | TA = −40°C to +105°C (Note 4) | 3 | |
| Reset Threshold (Vin Decreasing), NCP803SN293 | VTH | 2.89 | 2.93 | 2.96 | V | TA = +25°C | 3 |
| Reset Threshold (Vin Decreasing), NCP803SN293 | VTH | 2.85 | 3 | V | TA = −40°C to +85°C | 3 | |
| Reset Threshold (Vin Decreasing), NCP803SN293 | VTH | 2.78 | 3.08 | V | TA = +85°C to +105°C (Note 5) | 3 | |
| Supply Current | ICC | 0.5 | 1.2 | µA | VCC = 3.3 V, TA = −40°C to +85°C | 3 | |
| Supply Current | ICC | 2 | µA | VCC = 3.3 V, TA = 85°C to +105°C (Note 5) | 3 | ||
| Supply Current | ICC | 0.8 | 1.8 | µA | VCC = 5.5 V, TA = −40°C to +85°C | 3 | |
| Supply Current | ICC | 2.5 | µA | VCC = 5.5 V, TA = 85°C to +105°C (Note 5) | 3 | ||
| Reset Active Timeout Period (NCP803SN293 option, 140-460 ms) | tRP | 140 | 460 | msec | MAX803SN(Q)293 variant (Note 6) | 3 | |
| RESET Output Voltage Low | VOL | 0.3 | V | VCC = VTH − 0.2 V, 2.1 V ≤ VTH ≤ 4.0 V, ISINK = 1.2 mA | 3 | ||
| RESET Leakage Current | ILEAK | 1 | µA | VCC ≥ VTH, RESET de-asserted | 3 | ||
| Detector Voltage Threshold Temperature Coefficient | 30 | ppm/°C | 3 | ||||
| VCC to Reset Delay | 10 | sec | VCC = VTH to (VTH − 100 mV) | 3 | |||
| Operating Ambient Temperature | TA | -40 | 105 | °C | Electrical characteristics header: unless otherwise noted | 3 | |
| Power Supply Voltage (VCC to GND) | VCC | -0.3 | 6 | V | VCC to GND | 2 | |
| RESET Output Voltage (CMOS) | -0.3 | V | Upper limit printed as (VCC + 0.3) | 2 | |||
| Input Current, VCC | 20 | mA | 2 | ||||
| Output Current, RESET | 20 | mA | 2 | ||||
| dV/dt (VCC) | dV/dt | 100 | V/sec | 2 | |||
| Thermal Resistance, Junction-to-Air, SOT-23 | RJA | 301 | °C/W | Note 1: 35x35x1.6 mm FR4 PCB, 10 mm² 1 oz copper, natural convection, single component | 2 | ||
| Operating Junction Temperature Range | TJ | -40 | 125 | °C | 2 | ||
| Storage Temperature Range | Tstg | -65 | 150 | °C | 2 | ||
| Lead Temperature (Soldering) | Tsol | 260 | °C | Soldering, 10 seconds | 2 | ||
| ESD Protection, Human Body Model (HBM) | 2000 | V | JESD22-A114 | 2 | |||
| ESD Protection, Machine Model (MM) | 200 | V | JESD22-A115 | 2 | |||
| Latchup Current, Positive | ILatchup | 200 | mA | JESD78 Class II | 2 | ||
| Latchup Current, Negative | ILatchup | 200 | mA | JESD78 Class II | 2 |
CAD (KiCad official)
- Symbol:
NCP803SN293T1G - Footprint:
Package_TO_SOT_SMD:SOT-23 - 3D model: SOT-23 (KiCad packages3D, STEP)
- 3D model files:
ncp803sn293t1g-etched.step/ncp803sn293t1g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ncp803sn293t1g.step/ncp803sn293t1g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (10 pp, sha256
4f317a3ffc8dc099, retrieved 2026-10-20, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).