Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

NCP59744MN2ADJTBG

onsemi · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · QFN-20(5x5)

NCP59744MN2ADJTBG from onsemi, in a QFN-20(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage (0.8 V to 3.6 V). One of four paralleled OUT pins (1, 18, 19, 20). Recommended COUT >= 2.2 uF ceramic.
2 NC unconnected No connection. May be left floating or tied to GND for improved thermal contact to the top-side plane.
3 NC unconnected No connection. May be left floating or tied to GND for improved thermal contact to the top-side plane.
4 NC unconnected No connection. May be left floating or tied to GND for improved thermal contact to the top-side plane.
5 IN power_in Unregulated input to the pass device (VIN 0.8 V to 5.5 V). One of four paralleled IN pins (5, 6, 7, 8).
6 IN power_in Unregulated input to the pass device (VIN 0.8 V to 5.5 V). One of four paralleled IN pins (5, 6, 7, 8).
7 IN power_in Unregulated input to the pass device (VIN 0.8 V to 5.5 V). One of four paralleled IN pins (5, 6, 7, 8).
8 IN power_in Unregulated input to the pass device (VIN 0.8 V to 5.5 V). One of four paralleled IN pins (5, 6, 7, 8).
9 PG output Power-Good open-drain, active-high output. Goes high-Z when VOUT exceeds the PG trip threshold (~90% of nominal) and is pulled low otherwise. Requires an external 10 kOhm to 1 MOhm pull-up to a supply up to 5.5 V. May be left floating if unused.
10 BIAS power_in Bias input voltage (2.2 V to 5.5 V) for the error amplifier, reference, and internal control circuits. Typical IBIAS ~1.3 mA.
11 EN input Enable pin. Driving high (>=1.1 V) enables the regulator; driving low (<=0.4 V) puts it into shutdown. Must not be left floating. 100 mV hysteresis and ~20 us deglitch.
12 GND power_in Ground reference for the regulator.
13 NC unconnected No connection. May be left floating or tied to GND for improved thermal contact to the top-side plane.
14 NC unconnected No connection. May be left floating or tied to GND for improved thermal contact to the top-side plane.
15 SS passive Soft-Start pin. A capacitor from this pin to GND sets the startup time using ISS ~0.45 uA charging. If left floating, soft-start ramp is typically 200 us. Must not be left floating for user-programmed soft-start.
16 FB input Feedback input to the error amplifier. Connect to the center tap of an external resistor divider that sets the output voltage (VREF = 0.8 V). Must not be left floating.
17 NC unconnected No connection. May be left floating or tied to GND for improved thermal contact to the top-side plane.
18 OUT power_out Regulated output voltage. One of four paralleled OUT pins (1, 18, 19, 20).
19 OUT power_out Regulated output voltage. One of four paralleled OUT pins (1, 18, 19, 20).
20 OUT power_out Regulated output voltage. One of four paralleled OUT pins (1, 18, 19, 20).
PAD GND power_in Exposed thermal pad on the underside of the package. Must be soldered to the PCB ground plane for proper thermal performance and electrical grounding.

Key specifications

Parameter Value
Manufacturer onsemi
Package QFN-20(5x5)
Category PMIC
Pins 21

Ordering variants

Same part, different packaging or reel option.

  • NCP59744MN2ADJTBG
  • NCP59744MN1ADJTBG

CAD (KiCad official)

  • Symbol: NCP59744MN2ADJTBG
  • Footprint: Package_DFN_QFN:QFN-20-1EP_5x5mm_P0.65mm_EP3.35x3.35mm
  • 3D model: QFN-20(5x5) (KiCad packages3D, STEP)
  • 3D model files: ncp59744mn2adjtbg-etched.step / ncp59744mn2adjtbg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ncp59744mn2adjtbg.step / ncp59744mn2adjtbg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (12 pp, sha256 85f37db2e0c8407b, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF