main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers ncp5109bdr2g-jsm: viewers · Ray 7d ago
ncp5109bdr2g-jsm-etched.glb Publish 0.1.0 · Ray 7d ago
ncp5109bdr2g-jsm-etched.step ncp5109bdr2g-jsm: factory component page (tier=lcsc) · Ray 7d ago
ncp5109bdr2g-jsm-hero.glb ncp5109bdr2g-jsm: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
ncp5109bdr2g-jsm-hero.overlay.json Publish 0.1.0 · Ray 7d ago
ncp5109bdr2g-jsm.glb Publish 0.1.0 · Ray 7d ago
ncp5109bdr2g-jsm.kicad_mod Publish 0.1.0 · Ray 7d ago
ncp5109bdr2g-jsm.kicad_sym Publish 0.1.0 · Ray 7d ago
ncp5109bdr2g-jsm.lbr Publish 0.1.0 · Ray 7d ago
ncp5109bdr2g-jsm.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

NCP5109BDR2G-JSM

JSMSEMI · Gate Drivers · SOP-8

NCP5109BDR2G-JSM from JSMSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Low-side supply voltage, recommended 10 V to 20 V (absolute max 25 V).
2 HIN input High-side logic signal input, logic range 0 V to VCC, compatible with 3.3 V, 5 V and 15 V logic.
3 LIN input Low-side logic signal input, logic range 0 V to VCC, compatible with 3.3 V, 5 V and 15 V logic.
4 VSS power_in Ground reference for the logic and low-side supply.
5 LO output Low-side gate drive output, swings from COM to VCC.
6 VS power_in High-side floating supply return, recommended -9 V (COM-9) to 250 V.
7 HO output High-side gate drive output, swings from VS to VB.
8 VB power_in High-side floating supply, recommended VS+10 V to VS+20 V (absolute max 275 V).

Key specifications

Parameter Value
Manufacturer JSMSEMI
Package SOP-8
Category Motor Driver ICs
Pins 8

CAD (KiCad official)

  • Symbol: NCP5109BDR2G-JSM
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ncp5109bdr2g-jsm-etched.step / ncp5109bdr2g-jsm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ncp5109bdr2g-jsm.step / ncp5109bdr2g-jsm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: JSMSEMI datasheet (8 pp, sha256 c26036a4746aac13, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF