Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

NCP1608BDR2G

onsemi · AC-DC Controllers and Regulators · SOIC-8

NCP1608BDR2G from onsemi, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB input Inverting input of the internal transconductance error amplifier. A resistor divider scales VOUT to the internal 2.5 V VREF for regulation. Also used for OVP (~106% VREF) and UVP (VUVP ~0.31 V) protections; controller disables when forced above VOVP or below VUVP.
2 Control output Output of the internal error amplifier. A compensation network (typically Ccomp to GND) is connected here to set the loop bandwidth; low bandwidth yields high power factor and low THD. Control voltage range ~4.5-5.3 V above Ct offset.
3 Ct passive Timing capacitor pin. Sources ~275 µA (Icharge) to charge an external timing capacitor; on-time ends when Ct reaches an internal voltage derived from VControl. Ct is then discharged (~50 ns) at end of on-time. VCt(MAX) ~4.93 V.
4 CS input Current sense input for cycle-by-cycle current limiting through the power switch. When VCS exceeds VILIM (typ 0.5 V), the DRV output turns off. External sense resistor programs the maximum switch current; leading-edge blanking ~190 ns.
5 ZCD input Zero Current Detection input. Senses the voltage of an auxiliary (NZCD) winding to detect boost-inductor demagnetization for CrM operation. Arming threshold ~1.4 V, triggering ~0.7 V; internal clamps at ~+10 V / −0.7 V protect the pin.
6 GND power_in Analog ground reference for the controller. All signal thresholds and the VCC supply are referenced to this pin.
7 DRV output Totem-pole gate driver output for the external power MOSFET. Typical source impedance 12 Ω (500 mA source) and sink impedance 6 Ω (800 mA sink). Rise/fall times ~35/25 ns; internally clamped for MOSFET gate protection.
8 VCC power_in Positive supply for the controller. Enables when VCC exceeds VCC(on) (typ 12 V) and disables when VCC drops below VCC(off) (typ 9.5 V); UVLO hysteresis ~2.5 V. Absolute max 20 V; startup current ≤35 µA.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOIC-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • NCP1608BDR2G

CAD (KiCad official)

  • Symbol: NCP1608BDR2G
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ncp1608bdr2g-etched.step / ncp1608bdr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ncp1608bdr2g.step / ncp1608bdr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (24 pp, sha256 425a342161af0228, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF