component
NCP12400CBBAB0DR2G
Public Made by Adomby adom
onsemi AC-DC Controllers & Regulators, SOIC-7. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownNCP12400CBBAB0DR2G
onsemi · AC-DC Controllers & Regulators · SOIC-7
NCP12400CBBAB0DR2G from onsemi, in a SOIC-7. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | FAULT | input | Fault input that stops the controller when pulled up or down, with an internal current source allowing direct NTC connection for over temperature detection; restarts in autorecovery or latches depending on option. |
| 2 | FB | input | Feedback input driven by an optocoupler to ground for output regulation; the part enters low-consumption Off mode if FB is pulled to GND. |
| 3 | CS | input | Current sense input for current-mode operation that offers overpower compensation adjustment and also implements over voltage protection. |
| 4 | GND | power_in | The controller ground. |
| 5 | DRV | output | Drive output for the external MOSFET, with 300/500 mA source/sink peak current capability. |
| 6 | VCC | power_in | Supply pin accepting up to 28 Vdc with overvoltage detection, connected to an external auxiliary voltage. |
| 8 | HV | power_in | High-voltage pin connecting to the rectified ac line for start-up current source, self-supply, brown-out detection, X2 capacitor discharge and HV sensing for overpower protection; must not be connected to a dc voltage. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOIC-7 |
| Category | Power Management ICs |
| Pins | 7 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Minimum voltage for current source operation | VHV(min) | 30 | 40 | V | VHV = 125 V, VCC = 11 V | 5 | |
| HV current source current out of VCC pin, VCC = 0 V | Istart1 | 0.2 | 0.5 | 0.8 | mA | VCC = 0 V | 5 |
| HV current source current out of VCC pin | Istart2 | 5 | 8 | 11 | mA | VCC = VCC(on) - 0.5 V | 5 |
| Off-state leakage current | Istart(off) | 2 | 6 | A | VHV = 750 V, VCC = 15 V | 5 | |
| Turn-on threshold level, VCC going up | VCC(on) | 11 | 12 | 13 | V | 5 | |
| HV current source restart threshold | VCC(min) | 9.5 | 10.5 | 11.5 | V | 5 | |
| Turn-off threshold | VCC(off) | 8.4 | 8.9 | 9.3 | V | 5 | |
| Overvoltage threshold | VCC(ovp) | 25 | 26.5 | 28 | V | 5 | |
| VCC decreasing level at which internal logic resets | VCC(reset) | 4.8 | 7 | 7.7 | V | 6 | |
| VCC level for ISTART1 to ISTART2 transition | VCC(inhibit) | 1 | 2.1 | 3 | V | 6 | |
| Internal current consumption | ICC1 | 1 | 1.3 | 2 | mA | DRV open, VFB = 3 V, 65 kHz | 6 |
| Internal current consumption | ICC3 | 1.5 | 2.1 | 2.9 | mA | Cdrv = 1 nF, VFB = 3 V, 65 kHz | 6 |
| Internal current consumption, skip or before start-up | ICC5 | 400 | 500 | 650 | A | Skip or before start-up | 6 |
| Internal current consumption, fault mode | ICC5 | 300 | 430 | 550 | A | Fault mode (fault or latch) | 6 |
| Brown-out start threshold (option C) | VHV(start) | 87 | 95 | 103 | V | VHV going up | 6 |
| Brown-out stop threshold (option C) | VHV(stop) | 85 | 93 | 101 | V | VHV going down | 6 |
| Timer duration for line cycle drop-out | tHV | 42 | 64 | 86 | ms | depending on the version | 6 |
| Comparator hysteresis observed at HV pin | VHV(hyst) | 2 | 3 | 4 | V | 6 | |
| Timer duration for no line detection | tDET | 21 | 32 | 43 | ms | 6 | |
| Discharge timer duration | tDIS | 21 | 32 | 43 | ms | 6 | |
| Shunt regulator voltage at VCC during X2 discharge | VCC(dis) | 10 | 11 | 12 | V | 6 | |
| Oscillator frequency 65 kHz version | fOSC | 61 | 65 | 69 | kHz | 6 | |
| Maximum duty-ratio | DMAX | 75 | 80 | 85 | % | 6 | |
| Frequency jittering amplitude | Ajitter | -5 | 4 | 5 | kHz | percentage of FOSC; printed ±3.0/±4.0/±5.0 | 6 |
| Frequency jittering modulation frequency | Fjitter | 85 | 125 | 165 | Hz | 6 | |
| FB threshold below which foldback starts | VFB(foldS) | 2.4 | 2.5 | 2.6 | V | TJ = 25°C | 6 |
| FB threshold below which foldback is complete | VFB(foldE) | 2.05 | 2.15 | 2.25 | V | TJ = 25°C | 6 |
| Minimum switching frequency | fOSC(min) | 25 | 28 | 31 | kHz | VFB = Vskip(in) + 0.1 | 6 |
| Rise time, 10 to 90% of VCC | trise | 40 | 70 | ns | VCC = VCC(off) + 0.2 V, CDRV = 1 nF | 7 | |
| Fall time, 90 to 10% of VCC | tfall | 30 | 60 | ns | VCC = VCC(off) + 0.2 V, CDRV = 1 nF | 7 | |
| Clamping voltage (maximum gate voltage) | VDRV(clamp) | 10 | 12 | 14 | V | VCC = VCC(ovp), 0.2 V, DRV high, RDRV = 33 k, Cload = 220 pF | 7 |
| High-state voltage drop | VDRV(drop) | 1 | V | VCC = VCC(min) + 0.2 V, RDRV = 33 k, DRV high | 7 | ||
| DRV source current capability | IDRV(source) | 300 | mA | VCC = VCC(off) + 0.2 V, CDRV = 1 nF, DRV high, VDRV = 0 V | 7 | ||
| DRV sink current capability | IDRV(sink) | 500 | mA | VCC = VCC(off) + 0.2 V, CDRV = 1 nF, DRV low, VDRV = VCC | 7 | ||
| Maximum internal current setpoint | VILIM | 0.66 | 0.7 | 0.74 | V | VFB > 3.5 V | 7 |
| Propagation delay from VIlimit detection to DRV off | tdelay | 50 | 70 | ns | VCS = VILIM | 7 | |
| Leading edge blanking duration for VILIM | tLEB | 180 | 250 | 320 | ns | 7 | |
| Threshold for immediate fault protection activation | VCS(stop) | 0.95 | 1.05 | 1.15 | V | 7 | |
| Leading edge blanking duration for VCS(stop) | tBCS | 75 | 120 | 150 | ns | Note 6 | 7 |
| Soft-start duration (option A) | tSSTART | 3.2 | 4 | 4.8 | ms | From 1st pulse to VCS = VILIM | 7 |
| Frozen current setpoint (option B) | VI(freeze) | 100 | 150 | 200 | mV | 7 | |
| Over voltage protection threshold when DRV is low | VOVP(CS) | 1 | 1.05 | 1.1 | V | VCS going up | 7 |
| Blanking duration on OVP detection | tOVP,CS | 0.7 | 1 | 1.3 | s | 7 | |
| Internal pull-up resistor | RFB(up) | 30 | 40 | 50 | k | TJ = 25°C | 7 |
| Internal pull-up voltage on the FB pin | VFB(ref) | 4.5 | 5 | 5.5 | V | 7 | |
| Feedback threshold for skip mode, going down | Vskip(in) | 0.9 | 1 | 1.1 | V | VFB going down, TJ = 25°C | 7 |
| Feedback threshold for skip mode, going up | Vskip(out) | 1.05 | 1.15 | 1.25 | V | VFB going up, TJ = 25°C | 7 |
| Minimum number of pulses in burst | nP,skip | 3 | 7 | ||||
| Skip out delay | tskip | 38 | s | 7 | |||
| Voltage below which part enters off mode | VOFF | 0.5 | 0.6 | 0.7 | V | VCC > VCC(off) | 8 |
| Minimum hysteresis between VON and VOFF | VHYST | 500 | mV | VCC > VCC(off), VHV = 60 V | 8 | ||
| Go To Off mode timer | tGTOM | 400 | 500 | 600 | ms | VCC > VCC(off) | 8 |
| Fault timer duration | tfault | 108 | 128 | 178 | ms | 8 | |
| Fault timer reset time | tfault,res | 150 | 200 | 250 | s | VCS < 0.7 V, D < 90% DMAX | 8 |
| Autorecovery mode latch-off time duration | tautorec | 0.85 | 1 | 1.35 | s | 8 | |
| Fault input high threshold | VOVP | 2.43 | 2.5 | 2.57 | V | VLatch going up | 8 |
| Fault input low threshold | VOTP | 0.38 | 0.4 | 0.42 | V | VLatch going down, TJ = 25°C | 8 |
| OTP resistance threshold | ROTP | 7.6 | 8 | 8.5 | k | TJ = 25°C, external NTC resistance going down | 8 |
| NTC current source, normal operation | INTC | 30 | 50 | 70 | A | VLatch = 0.2 V | 8 |
| NTC current source, during soft-start | INTC(SSTART) | 60 | 100 | 140 | A | VLatch = 0.2 V | 8 |
| Blanking duration on high latch detection | tLatch(OVP) | 35 | 50 | 70 | s | 8 | |
| Clamping voltage, ILatch = 0 mA | Vclamp0(Latch) | 1 | 1.2 | 1.4 | V | ILatch = 0 mA | 8 |
| Clamping voltage, ILatch = 1 mA | Vclamp1(Latch) | 1.8 | 2.4 | 3 | V | ILatch = 1 mA | 8 |
| Maximum voltage on DRV pin | -0.3 | 20 | V | 5 | |||
| VCC supply voltage, continuous | VCC | -0.3 | 36 | V | 5 | ||
| Maximum voltage on HV pin | -0.3 | 750 | V | 5 | |||
| Maximum voltage on low power pins | Vmax | -0.3 | 5.5 | V | except pin 5, 6, 8 | 5 | |
| Operating junction temperature | TJMAX | -40 | 150 | °C | 5 | ||
| Storage temperature range | TSTRGMAX | -60 | 150 | °C | 5 | ||
| Thermal resistance junction-to-air, low conductivity PCB | RJ-A | 162 | °C/W | Note 3 | 5 | ||
| Thermal resistance junction-to-case | RJ-C | 73 | °C/W | 5 |
CAD (KiCad official)
- Symbol:
NCP12400CBBAB0DR2G - Footprint:
Package_SO:SOIC-8-N7_3.9x4.9mm_P1.27mm - 3D model: SOIC-7 (KiCad packages3D, STEP)
- 3D model files:
ncp12400cbbab0dr2g-etched.step/ncp12400cbbab0dr2g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ncp12400cbbab0dr2g.step/ncp12400cbbab0dr2g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (47 pp, sha256
5b6a98e6b6537aad, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).