component

NCP1117LPSTADT3G

Public Made by Adom

by adom

onsemi Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-223-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ncp1117lpstadt3gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers ncp1117lpstadt3g: viewers · Ray 6d ago
ncp1117lpstadt3g-etched.glb Publish 0.1.0 · Ray 6d ago
ncp1117lpstadt3g-etched.step ncp1117lpstadt3g: factory component page (tier=lcsc) · Ray 6d ago
ncp1117lpstadt3g-hero.glb ncp1117lpstadt3g: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
ncp1117lpstadt3g-hero.overlay.json Publish 0.1.0 · Ray 6d ago
ncp1117lpstadt3g.glb Publish 0.1.0 · Ray 6d ago
ncp1117lpstadt3g.kicad_mod Publish 0.1.0 · Ray 6d ago
ncp1117lpstadt3g.kicad_sym Publish 0.1.0 · Ray 6d ago
ncp1117lpstadt3g.lbr Publish 0.1.0 · Ray 6d ago
ncp1117lpstadt3g.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

NCP1117LPSTADT3G

onsemi · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223-3

NCP1117LPSTADT3G from onsemi, in a SOT-223-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Adj (GND) power_in A resistor divider from this pin to the Vout pin and ground sets the output voltage on adjustable devices, and this pin is ground only for fixed-mode devices.
2 Vout power_out Regulator output that requires a minimum 10 µF capacitor with 20 mΩ ≤ ESR ≤ 20 Ω connected to ground for stability; the heatsink tab is also connected to this pin.
3 Vin power_in Input pin that is typically bypassed with a large storage capacitor (20 mΩ ≤ ESR ≤ 20 Ω) and must always be 1.3 V (typ.) higher than Vout for proper regulation; DC input is rated −0.3 to 18 V.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOT-223-3
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reference Voltage, Adjustable Output Devices Vref 1.225 1.25 1.275 V NCP1117-ADJ, TJ = 25°C, (Vin − Vout) = 1.5 V, Io = 10 mA 3
Dropout Voltage (Vin, Vout), Adjustable & Fixed 1.3 1.4 V Iout = 1 A, TA = 25°C, Vout = Vout − 100 mV 3
Line Regulation, Adjustable & Fixed Regline 0.2 % TJ = 25°C, Vout + 1.5 V < Vin < 12 V, Io = 10 mA 3
Load Regulation, Adjustable Regload 1 % TJ = 25°C, 10 mA < Io < 1 A, Vin = 3.3 V 3
Current Limit, Adjustable & Fixed Iout 1.1 A Vin = 7 V, TA = 25°C 3
Ripple Rejection RR 60 dB F = 120 Hz, Cout = 25 µF tantalum, Iout = 1 A, Vin = Vout + 3 V 3
Minimum Load Current ILmin 1 5 mA 0°C ≤ Tj ≤ 125°C 3
Quiescent Current, Adjustable IQADJ 30 50 µA Vin = 12 V, Io = 10 mA 3
Thermal Regulation 0.008 0.04 %W TA = 25°C, T = 30 ms pulse 3
Thermal Shutdown Tshdn 165 °C 3
Thermal Hysteresis Thyst 10 °C 3
DC Input Voltage Vin -0.3 18 V All voltages referenced to GND pin 2
Operating Junction Temperature Range TOP 0 125 °C 2
Operating Ambient Temperature Range TA 0 125 °C 2
Maximum Junction Temperature Range TJ(max) -55 150 °C 2
Storage Temperature Range TSTG -65 150 °C 2
Electrostatic Discharge, Human Body Model ESD 2000 V Human Body Model (AEC-Q100-002) 2
Electrostatic Discharge, Machine Model ESD 200 V Machine Model (AEC-Q100-003) 2
Latch-up Current 150 mA JEDEC JESD78 2
Thermal Resistance, Junction-to-Ambient RJA 108 °C/W Note 2: 100 x 100 mm PCB, Cu thickness 1 oz; TA = 25°C 2
Thermal Resistance, Junction-to-Case RJC 15 °C/W 2

CAD (KiCad official)

  • Symbol: NCP1117LPSTADT3G
  • Footprint: Package_TO_SOT_SMD:SOT-223-3_TabPin2
  • 3D model: SOT-223-3 (KiCad packages3D, STEP)
  • 3D model files: ncp1117lpstadt3g-etched.step / ncp1117lpstadt3g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ncp1117lpstadt3g.step / ncp1117lpstadt3g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (14 pp, sha256 777902f4af1bc92e, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF