Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

NCP1117LPST33T3G

onsemi · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223

NCP1117LPST33T3G from onsemi, in a SOT-223. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for the fixed-voltage device (labeled Adj/GND in the datasheet). On the fixed-voltage NCP1117LPST33T3G variant this pin is the ground return; all other voltages in the datasheet are referenced to this pin.
2 Vout power_out Regulated 3.3 V output (typ 3.3 V, min 3.235 V, max 3.365 V at Tj=25 °C, Io=10 mA). Requires a minimum of 10 µF output capacitor (20 mΩ ≤ ESR ≤ 20 Ω) referenced to GND for stability. Also connected to the SOT-223 heatsink tab.
3 Vin power_in Regulator input, 0 to 18 V absolute max. Requires a large local storage capacitor (20 mΩ ≤ ESR ≤ 20 Ω) to ground to prevent sag below the dropout voltage during load transients. Must be at least ~1.3 V (typ) above Vout for the device to regulate; on the 3.3 V variant that means Vin ≥ 4.8 V.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOT-223
Category PMIC
Pins 3

Ordering variants

Same part, different packaging or reel option.

  • NCP1117LPST33T3GST15
  • NCP1117LPST33T3GST18
  • NCP1117LPST33T3GST25
  • NCP1117LPST33T3G
  • NCP1117LPST33T3GST50
  • NCP1117LPST33T3GSTAD
  • NCP1117LPST33T3GDT15
  • NCP1117LPST33T3GDT18
  • NCP1117LPST33T3GDT25
  • NCP1117LPST33T3GDT33
  • NCP1117LPST33T3GDT50
  • NCP1117LPST33T3GDTAD

CAD (KiCad official)

  • Symbol: NCP1117LPST33T3G
  • Footprint: Package_TO_SOT_SMD:SOT-223-3_TabPin2
  • 3D model: SOT-223 (KiCad packages3D, STEP)
  • 3D model files: ncp1117lpst33t3g-etched.step / ncp1117lpst33t3g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ncp1117lpst33t3g.step / ncp1117lpst33t3g.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
ncp1117lpst33t3g.step 64 KB You want the bare part, or you mark your own boards.
ncp1117lpst33t3g-etched.step 2.6 MB You want the part with NCP1117LPST33T3G already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 635 faces against 75 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (14 pp, sha256 777902f4af1bc92e, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF