main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15d ago
viewers ncp110afct120t2g: viewers · Ray 15d ago
ncp110afct120t2g-etched.glb Publish 0.1.0 · Ray 15d ago
ncp110afct120t2g-etched.step ncp110afct120t2g: factory component page (tier=mfr) · Ray 15d ago
ncp110afct120t2g-hero.glb ncp110afct120t2g: hero GLB from the etched model (keeps the MPN mark) · Ray 15d ago
ncp110afct120t2g-hero.overlay.json Publish 0.1.0 · Ray 15d ago
ncp110afct120t2g.glb Publish 0.1.0 · Ray 15d ago
ncp110afct120t2g.kicad_mod Publish 0.1.0 · Ray 15d ago
ncp110afct120t2g.kicad_sym Publish 0.1.0 · Ray 15d ago
ncp110afct120t2g.lbr Publish 0.1.0 · Ray 15d ago
ncp110afct120t2g.step Publish 0.1.0 · Ray 15d ago
package.json Publish 0.1.0 · Ray 15d ago
page.json Set visibility: public · Ray 15d ago
README.md Publish 0.1.0 · Ray 15d ago

NCP110AFCT120T2G

onsemi · Linear Voltage Regulators (LDO) · WLCSP-4(0.64x0.64)

NCP110AFCT120T2G from onsemi, in a WLCSP-4(0.64x0.64). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
A1 IN power_in Input voltage supply pin, operating range 1.1 V to 5.5 V.
A2 OUT power_out Regulated output voltage (1.20 V for this variant); should be bypassed with a small 1 µF ceramic capacitor.
B1 EN input Chip enable: VEN < 0.2 V disables the regulator, VEN > 0.7 V enables the LDO; has internal pull-down current of typ. 200 nA.
B2 GND power_in Common ground connection.

Key specifications

Parameter Value
Manufacturer onsemi
Package WLCSP-4(0.64x0.64)
Category Power Management ICs
Pins 4

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Input Voltage VIN 1.1 5.5 V 3
Output Voltage Accuracy (VOUT(NOM) ≤ 1.5 V) VOUT -30 30 mV VIN = VOUT(NOM) + 0.3 V (VIN ≥ 1.1 V) 3
Dropout Voltage VDO 60 140 mV VOUT(NOM) = 1.20 V, IOUT = 110 mA 3
Dropout Voltage VDO 110 190 mV VOUT(NOM) = 1.20 V, IOUT = 200 mA 3
Output Current Limit ICL 225 300 mA VOUT = 90% VOUT(NOM) 3
Quiescent Current IQ 20 25 µA IOUT = 0 mA 3
Shutdown Current IDIS 0.01 1 µA VEN ≤ 0.2 V, VIN = 1.1 V 3
EN Input Voltage High VENH 0.7 V 3
EN Input Voltage Low VENL 0.2 V 3
EN Pull Down Current IEN 0.2 0.5 µA VEN = 1.1 V 3
Line Regulation LineReg 0.02 %/V VOUT(NOM) + 0.5 V ≤ VIN ≤ 5.5 V, (VIN ≥ 1.1 V) 3
Load Regulation LoadReg 0.001 %/mA IOUT = 1 mA to 200 mA 3
Short Circuit Current ISC 300 mA VOUT = 0 V 3
Turn-On Time tON 120 µs COUT = 1 µF, From assertion of VEN to VOUT = 95% VOUT(NOM) 3
Power Supply Rejection Ratio PSRR 95 dB IOUT = 20 mA, VIN = VOUT + 0.3 V, f = 1 kHz 3
Output Voltage Noise VN 8.8 µVRMS f = 10 Hz to 100 kHz 3
Thermal Shutdown Threshold TSDH 160 °C Temperature rising 3
Thermal Shutdown Threshold TSDL 140 °C Temperature falling 3
Active Output Discharge Resistance RDIS 280 Ω VEN < 0.2 V, Version A only 3
Input Voltage VIN -0.3 6 V 2
Output Voltage VOUT -0.3 6 V -0.3 to VIN + 0.3, max. 6 V 2
Chip Enable Input VCE -0.3 6 V 2
Maximum Junction Temperature TJ 150 °C 2
Storage Temperature TSTG -55 150 °C 2
ESD Capability, Human Body Model ESDHBM 2000 V 2
ESD Capability, Machine Model ESDMM 200 V 2
Thermal Resistance, Junction-to-Air (CSP4) RθJA 108 °C/W JEDEC board JESD51-7 2
Junction Temperature Range (electrical characteristics) TJ -40 125 °C 3

CAD (KiCad official)

  • Symbol: NCP110AFCT120T2G
  • Footprint: Package_CSP:WLCSP-4_0.64x0.64mm_Layout2x2_P0.35mm
  • 3D model: WLCSP-4(0.64x0.64), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.35 mm nominal DSBGA height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: ncp110afct120t2g-etched.step / ncp110afct120t2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ncp110afct120t2g.step / ncp110afct120t2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (16 pp, sha256 362182bfea676a69, retrieved 2026-10-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF