component
NCN5120MNTWG
Public Made by Adomby adom
onsemi Interface - Specialized, QFN-40(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownNCN5120MNTWG
onsemi · Interface - Specialized · QFN-40(6x6)
NCN5120MNTWG from onsemi, in a QFN-40(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VSSA | power_in | Analog supply voltage ground. |
| 2 | VBUS2 | power_in | Ground for the KNX transmitter. |
| 3 | TXO | output | KNX transmitter analog output (Type 1, 60 V protected structure). |
| 4 | CCP | passive | AC coupling external capacitor connection (analog I/O, Type 2). |
| 5 | CAV | passive | Capacitor connection to the average bus DC voltage (analog I/O, Type 3). |
| 6 | VBUS1 | power_in | KNX power supply input (Type 5). |
| 7 | CEQ1 | passive | Capacitor connection 1 for defining the equalization pulse (analog I/O, Type 4). |
| 8 | CEQ2 | passive | Capacitor connection 2 for defining the equalization pulse (analog I/O, Type 4). |
| 9 | VFILT | passive | Filtered bus voltage (supply, Type 5). |
| 10 | V20V | power_out | 20 V supply output (Type 5). |
| 11 | VDD2MV | input | Voltage monitor of Voltage Regulator 2 (analog input, Type 8). |
| 12 | VDD2MC | input | Current monitor input 1 of Voltage Regulator 2 (analog input, Type 9). |
| 13 | VDD2 | input | Current monitor input 2 of Voltage Regulator 2 (analog input, Type 8). |
| 14 | VSS2 | power_in | Voltage Regulator 2 ground. |
| 15 | VSW2 | output | Switch output of Voltage Regulator 2 (analog output, Type 6). |
| 16 | VIN | power_in | Power supply input for Voltage Regulators 1 and 2 (Type 5). |
| 17 | VSW1 | output | Switch output of Voltage Regulator 1 (analog output, Type 6). |
| 18 | VSS1 | power_in | Voltage Regulator 1 ground. |
| 19 | VDD1 | input | Current input 2 and voltage monitor input of Voltage Regulator 1 (analog input, Type 8). |
| 20 | VDD1M | input | Current monitor input 1 of Voltage Regulator 1 (analog input, Type 9). |
| 21 | NC | unconnected | Not connected (do not connect). |
| 22 | NC | unconnected | Not connected (do not connect). |
| 23 | MODE1 | input | Mode selection input 1 (digital input, Type 12). |
| 24 | MODE2 | input | Mode selection input 2 (digital input, Type 12). |
| 25 | TREQ | input | Transmit request input (digital input, Type 12). |
| 26 | CSB/UC1 | bidirectional | Chip select output (SPI) or configuration input (UART), type depending on MODE1/MODE2 state. |
| 27 | SDI/RXD | input | Serial data input (SPI) or receive input (UART) (digital input, Type 14). |
| 28 | SDO/TXD | output | Serial data output (SPI) or transmit output (UART) (digital output, Type 13). |
| 29 | SCK/UC2 | bidirectional | Serial clock output (SPI) or configuration input (UART), type depending on MODE1/MODE2 state. |
| 30 | VDDD | power_in | Digital supply voltage input (Type 7). |
| 31 | VSSD | power_in | Digital supply voltage ground. |
| 32 | XCLK | output | Oscillator clock output (digital output, Type 13). |
| 33 | XSEL | input | Clock selection, quartz or digital clock (digital input, Type 12). |
| 34 | XTAL2 | bidirectional | Clock generator output (quartz) or input (digital clock), depending on XSEL. |
| 35 | XTAL1 | input | Clock generator input for quartz (analog input, Type 10). |
| 36 | SAVEB | output | Save signal, open drain with pull-up (digital output, Type 15). |
| 37 | RESETB | output | Reset signal, open drain with pull-up (digital output, Type 15). |
| 38 | FANIN/WAKE | input | Fan-in and wake-up input (digital input, Type 11). |
| 39 | TESTOUT | unconnected | Test output (analog output); do not connect. |
| 40 | VDDA | power_in | Analog supply voltage input (Type 7). |
| 41 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | QFN-40(6x6) |
| Category | Interface ICs |
| Pins | 41 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| KNX Transmitter Output Voltage | VTXO | -0.3 | 45 | V | 6 | ||
| KNX Transmitter Output Current | ITXO | 250 | mA | Room temperature, 27 ohm shunt resistor for transmitter, 250 mA over temperature range | 6 | ||
| Voltage on CCP-pin | VCCP | -10.5 | 14.5 | V | 6 | ||
| Voltage on VBUS1-pin | VBUS1 | -0.3 | 45 | V | 6 | ||
| Current Consumption VBUS1-pin | IBUS1 | 0 | 60 | mA | 6 | ||
| Voltage on VFILT-pin | VFILT | -0.3 | 45 | V | 6 | ||
| Voltage on V20V-pin | V20V | -0.3 | 25 | V | 6 | ||
| Voltage on VDD2MC-pin | VDD2MC | -0.3 | 45 | V | 6 | ||
| Voltage on VDD2-pin | VDD2 | -0.3 | 45 | V | 6 | ||
| Voltage on VSW1- and VSW2-pin | VSW | -0.3 | 45 | V | 6 | ||
| Voltage on VIN-pin | VIN | -0.3 | 45 | V | 6 | ||
| Voltage on VDD1-pin | VDD1 | -0.3 | 3.6 | V | 6 | ||
| Voltage on digital pins | VDIG | -0.3 | 3.6 | V | MODE1, MODE2, TREQ, CSB/UC1, SDI/TXD, SDO/RXD, SCK/UC2, XCLK, XSEL, SAVEB, RESETB, FANIN/WAKE | 6 | |
| Storage temperature | TST | -55 | 150 | °C | 6 | ||
| Junction Temperature | TJ | -25 | 155 | °C | 6 | ||
| Human Body Model ESD immunity | VHBM | -2 | 2 | kV | JEDEC JESD22-A114 | 6 | |
| VBUS1 Voltage | VBUS1 | 20 | 33 | V | DC value | 7 | |
| Digital and Analog Supply Voltage | VDD | 3.13 | 3.47 | V | VDDD and VDDA pins | 7 | |
| Input Voltage DC-DC Converter 1 and 2 | VIN | 8.47 | 33 | V | 7 | ||
| Input Voltage on VDD1-pin | VDD1 | 3.13 | 3.47 | V | 7 | ||
| Input Voltage on VDD2-pin | VDD2 | 3.1 | 21 | V | 7 | ||
| Ambient Temperature | TA | -25 | 85 | °C | 7 | ||
| Junction Temperature | TJ | -25 | 125 | °C | 7 | ||
| Sleep Mode Current Consumption | ISLEEP | 1.35 | 1.8 | mA | 7 | ||
| Undervoltage release level | VBUSH | 17.1 | 18 | 18.9 | V | VBUS1 rising, see Figure 4 | 7 |
| Undervoltage trigger level | VBUSL | 15.9 | 16.8 | 17.7 | V | VBUS1 falling, see Figure 4 | 7 |
| Bus bus DC voltage | VBUS1 | 20 | 33 | V | Excluding active and equalization pulse | 7 | |
| Digital Power Supply | VDDD | 3.13 | 3.3 | 3.47 | V | 7 | |
| Analog Power Supply | VDDA | 3.13 | 3.3 | 3.47 | V | 7 | |
| Bus Coupler Current Limitation | Icoupler_lim | 13 | 30 | mA | FANIN/WAKE = 1, VFILT > VFILTH | 7 | |
| Bus Coupler Current Limitation | Icoupler_lim | 26 | 60 | mA | FANIN/WAKE = 0, VFILT > VFILTH | 7 | |
| Coupler Voltage Drop | Vcoupler_drop | 3.5 | 6.5 | V | IBUS1 = 12 mA, Vcoupler_drop = VBUS1 - VFILT | 8 | |
| Coupler Voltage Drop | Vcoupler_drop | 4.5 | 8 | V | IBUS1 = 24 mA, Vcoupler_drop = VBUS1 - VFILT | 8 | |
| VFILT Undervoltage release level | VFILTH | 10.1 | 10.6 | 11.2 | V | VFILT rising, see Figure 5 | 8 |
| VFILT Undervoltage trigger level | VFILTL | 8.4 | 8.9 | 9.4 | V | VFILT falling, see Figure 5 | 8 |
| DC1 Output Voltage | VDD1 | 3.13 | 3.3 | 3.47 | V | 8 | |
| DC1 Overcurrent Threshold | IDD1_lim | -100 | -200 | mA | R2 = 1 ohm, see Figure 14 | 8 | |
| DC2 Output Voltage | VDD2 | 3.3 | 21 | V | VIN ≥ VDD2 | 8 | |
| VDD2MV Input Resistance | RVDD2M | 60 | 100 | 140 | kΩ | VDD2MV-pin | 8 |
| V20V Output Voltage | V20V | 18 | 20 | 22 | V | I20V < 4 mA, VFILT ≥ 21 V | 8 |
| V20V Undervoltage release level | V20VH | 12.6 | 13.4 | 14.2 | V | V20V rising, see Figure 7 | 8 |
| V20V Undervoltage trigger level | V20VL | 11.8 | 12.6 | 13.4 | V | V20V falling, see Figure 7 | 8 |
| FANIN/WAKE-pin release level | VWAKE_H | 1.5 | 1.8 | 2.1 | V | See Figure 8 | 9 |
| FANIN/WAKE-pin active level | VWAKE_L | 0.9 | 1.2 | 1.4 | V | See Figure 8 | 9 |
| Pull-Up Resistor FANIN/WAKE-pin | RWAKE | 80 | 165 | 270 | Ω | Pull-up connected to VAUX | 9 |
| Logic Low Threshold | VIL | 0 | 0.7 | V | 9 | ||
| Logic High Threshold | VIH | 2.65 | V | max VDDD | 9 | ||
| Internal Pull-Down Resistor | RDOWN | 5 | 10 | 28 | kΩ | SCK/UC2, SDI/RXD and CSB/UC1 pin excluded. Only valid in Normal State. | 9 |
| Logic low output level | VOL | 0 | 0.4 | V | 9 | ||
| Thermal Warning | TTW | 105 | 115 | 135 | °C | Rising temperature, See Figure 9 | 9 |
| Thermal shutdown | TTSD | 125 | 140 | 155 | °C | Rising temperature, See Figure 9 | 9 |
| Thermal Hysteresis | THyst | 5 | 11 | 15 | °C | See Figure 9 | 9 |
| Thermal Resistance Junction-to-Ambient | Rthja | 30 | K/W | Simulated Conform JEDEC JESD-51, (2S2P) | 9 | ||
| Thermal Resistance Junction-to-Ambient | Rthja | 60 | K/W | Simulated Conform JEDEC JESD-51, (1S0P) | 9 | ||
| Thermal Resistance Junction-to-Exposed Pad | Rthjp | 0.95 | K/W | 9 | |||
| Bus Current Consumption | IBUS1_Int | 5 | mA | Normal operating mode, no external load, DC1 and DC2 enabled, continuous transmission of '0' by another KNX device (50% bus load), based on Figure 14 | 7 | ||
| VDD2 Undervoltage release level | VDD2H | 0.9 | x VDD2 | VDD2 rising, see Figure 6 | 8 | ||
| VDD2 Undervoltage trigger level | VDD2L | 0.8 | x VDD2 | VDD2 falling, see Figure 6 | 8 |
CAD (KiCad official)
- Symbol:
NCN5120MNTWG - Footprint:
Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm - 3D model: QFN-40(6x6) (KiCad packages3D, STEP)
- 3D model files:
ncn5120mntwg-etched.step/ncn5120mntwg-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ncn5120mntwg.step/ncn5120mntwg.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (56 pp, sha256
822da73315c1b8da, retrieved 2026-10-24, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).