NCEP40T14G

{
  "schema_version": 1,
  "type": "component",
  "slug": "ncep40t14g",
  "title": "NCEP40T14G",
  "brief": "Wuxi NCE Power Semiconductor MOSFETs, DFN5X6-8L. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
  "version": "0.1.0",
  "license": "CC-BY-SA-4.0",
  "tags": [
    "component",
    "transistors-thyristors",
    "ncep40t14g"
  ],
  "component": {
    "mpn": "NCEP40T14G",
    "manufacturer": "Wuxi NCE Power Semiconductor",
    "package": "DFN5X6-8L",
    "pin_count": 8,
    "category": "Transistors/Thyristors",
    "subcategory": "MOSFETs",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588947217722060800",
    "parts": {
      "symbol": "ncep40t14g.kicad_sym",
      "footprint": "ncep40t14g.kicad_mod",
      "model_3d": "ncep40t14g-etched.glb",
      "model_3d_plain": "ncep40t14g.glb",
      "model_3d_step": "ncep40t14g-etched.step",
      "model_3d_step_plain": "ncep40t14g.step",
      "lbr": "ncep40t14g.lbr"
    },
    "distributor_links": {},
    "pins": [
      {
        "number": "1",
        "name": "S",
        "type": "passive",
        "description": "Source terminal of the N-channel MOSFET. Pin 1 is one of four source pins (1-4) ganged together in the DFN5x6-8L package."
      },
      {
        "number": "2",
        "name": "S",
        "type": "passive",
        "description": "Source terminal of the N-channel MOSFET. Pin 2 is ganged with pins 1, 3, 4 as Source."
      },
      {
        "number": "3",
        "name": "S",
        "type": "passive",
        "description": "Source terminal of the N-channel MOSFET. Pin 3 is ganged with pins 1, 2, 4 as Source."
      },
      {
        "number": "4",
        "name": "G",
        "type": "input",
        "description": "Gate terminal of the N-channel MOSFET. VGS max ±20V; typical VGS(th) = 1.5V (1.0V min, 2.0V max). Drives the MOSFET on/off."
      },
      {
        "number": "5",
        "name": "D",
        "type": "passive",
        "description": "Drain terminal of the N-channel MOSFET. Pin 5 is one of four drain pins (5-8) ganged together and typically connected to the exposed thermal pad on the DFN5x6-8L package. VDS max = 40V."
      },
      {
        "number": "6",
        "name": "D",
        "type": "passive",
        "description": "Drain terminal of the N-channel MOSFET. Ganged with pins 5, 7, 8 and the exposed pad."
      },
      {
        "number": "7",
        "name": "D",
        "type": "passive",
        "description": "Drain terminal of the N-channel MOSFET. Ganged with pins 5, 6, 8 and the exposed pad."
      },
      {
        "number": "8",
        "name": "D",
        "type": "passive",
        "description": "Drain terminal of the N-channel MOSFET. Ganged with pins 5, 6, 7 and the exposed pad."
      }
    ],
    "provenance": {
      "extractor": "ds2sf",
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588947217722060800",
        "pages": null,
        "sha256": "c5ea4cf5f7cccec1",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 8,
        "described": 8,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "ncep40t14g.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.98,
          0.92
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "13e5a2a05f78c2a0952534b2fb187d0be154d366a431374e398c7e2032779f1b",
        "checked": "2026-10-07",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "ncep40t14g-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.98,
          0.92
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "8fb561712b89ca10bff3f0f7a3e6f7f1b65bac4c1b91a528dc18c097b1427a49",
        "checked": "2026-10-07",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  },
  "metadata": {
    "specs": {
      "Manufacturer": "Wuxi NCE Power Semiconductor",
      "Package": "DFN5X6-8L",
      "Category": "Transistors/Thyristors",
      "Pins": "8"
    }
  },
  "variants": [
    {
      "mpn": "NCEP40T14G",
      "kind": "packaging"
    }
  ],
  "sections": [
    "hero",
    "viewers",
    "readme",
    "breadcrumbs",
    "info"
  ],
  "discovery_triggers": [
    "ncep40t14g"
  ],
  "discovery_pitch": "NCEP40T14G (Wuxi NCE Power Semiconductor) component page with datasheet-verified CAD.",
  "author": {
    "name": "Ray",
    "email": "[email protected]"
  },
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "ncep40t14g.kicad_sym",
    "ncep40t14g.kicad_mod",
    "ncep40t14g.glb",
    "ncep40t14g.step",
    "ncep40t14g.lbr",
    "docs/hero.png",
    "docs/ncep40t14g-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html"
  ],
  "visibility": {
    "public": true
  },
  "updated_at": "2026-09-25T02:50:57.706Z"
}