component

NC7SZ14M5X

Public Made by Adom

by adom

onsemi Inverters, SOT-23-5. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentlogicnc7sz14m5x
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs nc7sz14m5x: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
nc7sz14m5x-etched.fit.json nc7sz14m5x: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
nc7sz14m5x-etched.glb nc7sz14m5x: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
nc7sz14m5x-etched.step nc7sz14m5x: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
nc7sz14m5x.glb Publish 0.1.0 · Ray
nc7sz14m5x.kicad_mod Publish 0.1.0 · Ray
nc7sz14m5x.kicad_sym Publish 0.1.0 · Ray
nc7sz14m5x.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
nc7sz14m5x.step Publish 0.1.0 · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json nc7sz14m5x: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md nc7sz14m5x: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray

NC7SZ14M5X

onsemi · Inverters · SOT-23-5

NC7SZ14M5X from onsemi, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connect. Leave floating or tie to ground; not internally bonded.
2 A input Schmitt-trigger inverter input. 5.5 V tolerant regardless of VCC. Typical hysteresis 0.77 V at VCC = 3 V; positive threshold ~1.75 V and negative threshold ~1.00 V at VCC = 3 V. Must not float when unused (tie HIGH or LOW).
3 GND power_in Device ground reference (0 V).
4 Y output Inverting CMOS push-pull output (Y = /A). High output drive ±24 mA at VCC = 3 V (rated up to IOL/IOH = 32 mA at 4.5 V). Propagation delay tPD ~3.7 ns typical into 50 pF at 5 V VCC.
5 VCC power_in Positive supply voltage. Operating range 1.65 V to 5.5 V; data-retention range 1.5 V to 5.5 V. Quiescent ICC ≤ 1 µA typical.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOT-23-5
Category Logic
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • NC7SZ14M5X
  • NC7SZ14M5XP5X
  • NC7SZ14M5XL6X
  • NC7SZ14M5XFHX

CAD (KiCad official)

  • Symbol: NC7SZ14M5X
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: nc7sz14m5x-etched.step / nc7sz14m5x-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); nc7sz14m5x.step / nc7sz14m5x.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
nc7sz14m5x.step 85 KB You want the bare part, or you mark your own boards.
nc7sz14m5x-etched.step 1.6 MB You want the part with NC7SZ14M5X already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 403 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (10 pp, sha256 545c7b75784f4f5c, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF