component

NANO100SD3BN

Public Made by Adom

by adom

Nuvoton Tech Microcontrollers (MCU/MPU/SOC), LQFP-64(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersnano100sd3bnfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers nano100sd3bn: viewers · Ray 6d ago
nano100sd3bn-etched.glb Publish 0.1.0 · Ray 6d ago
nano100sd3bn-etched.step nano100sd3bn: factory component page (tier=lcsc) · Ray 6d ago
nano100sd3bn-hero.glb nano100sd3bn: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
nano100sd3bn-hero.overlay.json Publish 0.1.0 · Ray 6d ago
nano100sd3bn.glb Publish 0.1.0 · Ray 6d ago
nano100sd3bn.kicad_mod Publish 0.1.0 · Ray 6d ago
nano100sd3bn.kicad_sym Publish 0.1.0 · Ray 6d ago
nano100sd3bn.lbr Publish 0.1.0 · Ray 6d ago
nano100sd3bn.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

NANO100SD3BN

Nuvoton Tech · Microcontrollers (MCU/MPU/SOC) · LQFP-64(7x7)

NANO100SD3BN from Nuvoton Tech, in a LQFP-64(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PB.14 bidirectional General purpose digital I/O pin; alternates include INT0 external interrupt 0 input, SC2_CD SmartCard2 card detect, and SPI2_SS1 SPI2 2nd slave select.
2 PB.13 bidirectional General purpose digital I/O pin; alternate function EBI_AD1 (EBI address/data bus bit 1).
3 PB.12 bidirectional General purpose digital I/O pin; alternates include EBI_AD0 (EBI address/data bus bit 0) and FCLKO frequency divider output.
4 X32O output External 32.768 kHz crystal output pin.
5 X32I input External 32.768 kHz crystal input pin.
6 PA.11 bidirectional General purpose digital I/O pin; alternates include I2C1_SCL, EBI_nRD, SC0_RST, and SPI2_MOSI0.
7 PA.10 bidirectional General purpose digital I/O pin; alternates include I2C1_SDA, EBI_nWR, SC0_PWR, and SPI2_MISO0.
8 PA.9 bidirectional General purpose digital I/O pin; alternates include I2C0_SCL, SC0_DAT (SC0_UART_RXD), and SPI2_CLK.
9 PA.8 bidirectional General purpose digital I/O pin; alternates include I2C0_SDA, SC0_CLK (SC0_UART_TXD), and SPI2_SS0.
10 PB.4 bidirectional General purpose digital I/O pin; alternates include UART1_RXD, SC0_CD, and SPI2_SS0.
11 PB.5 bidirectional General purpose digital I/O pin; alternates include UART1_TXD, SC0_RST, and SPI2_CLK.
12 PB.6 bidirectional General purpose digital I/O pin; alternates include UART1_RTSn, EBI_ALE, and SPI2_MISO0.
13 PB.7 bidirectional General purpose digital I/O pin; alternates include UART1_CTSn, EBI_nCS, and SPI2_MOSI0.
14 LDO_CAP power_out LDO output pin (internal LDO output for capacitor connection).
15 VDD power_in Power supply for I/O ports and LDO source.
16 VSS power_in Ground.
17 PB.0 bidirectional General purpose digital I/O pin; alternates include UART0_RXD and SPI1_MOSI0.
18 PB.1 bidirectional General purpose digital I/O pin; alternates include UART0_TXD and SPI1_MISO0.
19 PB.2 bidirectional General purpose digital I/O pin; alternates include UART0_RTSn, EBI_nWRL, and SPI1_CLK.
20 PB.3 bidirectional General purpose digital I/O pin; alternates include UART0_CTSn, EBI_nWRH, and SPI1_SS0.
21 PD.6 bidirectional General purpose digital I/O pin.
22 PD.7 bidirectional General purpose digital I/O pin.
23 PD.14 bidirectional General purpose digital I/O pin.
24 PD.15 bidirectional General purpose digital I/O pin.
25 PC.3 bidirectional General purpose digital I/O pin; alternates include SPI0_MOSI0, I2S_DO, and SC1_RST.
26 PC.2 bidirectional General purpose digital I/O pin; alternates include SPI0_MISO0, I2S_DI, and SC1_PWR.
27 PC.1 bidirectional General purpose digital I/O pin; alternates include SPI0_CLK, I2S_BCLK, and SC1_DAT (SC1_UART_RXD).
28 PC.0 / MCLKO bidirectional General purpose digital I/O pin, or module clock output MCLKO; alternates include SPI0_SS0, I2S_LRCLK, and SC1_CLK (SC1_UART_TXD).
29 PE.5 bidirectional General purpose digital I/O pin; alternate function PWM1_CH1 (PWM1 channel 1 output).
30 PB.11 bidirectional General purpose digital I/O pin; alternates include PWM1_CH0, TM3 external counter input, SC2_DAT, and SPI0_MISO0.
31 PB.10 bidirectional General purpose digital I/O pin; alternates include SPI0_SS1, TM2 external counter input, SC2_CLK, and SPI0_MOSI0.
32 PB.9 bidirectional General purpose digital I/O pin; alternates include SPI1_SS1, TM1 external counter input, SC2_RST, and INT0.
33 PC.11 bidirectional General purpose digital I/O pin; alternates include SPI1_MOSI0 and UART1_TXD.
34 PC.10 bidirectional General purpose digital I/O pin; alternates include SPI1_MISO0 and UART1_RXD.
35 PC.9 bidirectional General purpose digital I/O pin; alternates include SPI1_CLK and I2C1_SCL.
36 PC.8 bidirectional General purpose digital I/O pin; alternates include SPI1_SS0, EBI_MCLK, and I2C1_SDA.
37 PA.15 bidirectional General purpose digital I/O pin; alternates include PWM0_CH3, I2S_MCLK, TC3 timer capture input, SC0_PWR, and UART0_TXD.
38 PA.14 bidirectional General purpose digital I/O pin; alternates include PWM0_CH2, EBI_AD15, TC2 timer capture input, and UART0_RXD.
39 PA.13 bidirectional General purpose digital I/O pin; alternates include PWM0_CH1, EBI_AD14, TC1 timer capture input, and I2C0_SCL.
40 PA.12 bidirectional General purpose digital I/O pin; alternates include PWM0_CH0, EBI_AD13, TC0 timer capture input, and I2C0_SDA.
41 ICE_DAT / PF.0 bidirectional Serial Wired Debugger data pin, or general purpose digital I/O PF.0; alternate function INT0.
42 ICE_CLK / PF.1 bidirectional Serial Wired Debugger clock pin, or general purpose digital I/O PF.1; alternates include FCLKO frequency divider output and INT1.
43 AVSS power_in Ground pin for analog circuit.
44 PA.0 bidirectional General purpose digital I/O pin; alternates include AD0 ADC analog input 0 and SC2_CD.
45 PA.1 bidirectional General purpose digital I/O pin; alternates include AD1 ADC analog input 1 and EBI_AD12.
46 PA.2 bidirectional General purpose digital I/O pin; alternates include AD2 ADC analog input 2, EBI_AD11, and UART1_RXD.
47 PA.3 bidirectional General purpose digital I/O pin; alternates include AD3 ADC analog input 3, EBI_AD10, and UART1_TXD.
48 PA.4 bidirectional General purpose digital I/O pin; alternates include AD4 ADC analog input 4, EBI_AD9, SC2_PWR, and I2C0_SDA.
49 PA.5 bidirectional General purpose digital I/O pin; alternates include AD5 ADC analog input 5, EBI_AD8, SC2_RST, and I2C0_SCL.
50 PA.6 bidirectional General purpose digital I/O pin; alternates include AD6 ADC analog input 6, EBI_AD7, TC3, SC2_CLK, and PWM0_CH3.
51 VREF power_in Voltage reference input for ADC.
52 AVDD power_in Power supply for internal analog circuit.
53 PC.7 bidirectional General purpose digital I/O pin; alternates include DA1_OUT DAC 1 output, EBI_AD5, TC1, and PWM0_CH1.
54 PC.6 bidirectional General purpose digital I/O pin; alternates include DA0_OUT DAC 0 output, EBI_AD4, TC0, SC1_CD, and PWM0_CH0.
55 PC.15 bidirectional General purpose digital I/O pin; alternates include EBI_AD3, TC0 timer capture input, and PWM1_CH2.
56 PC.14 bidirectional General purpose digital I/O pin; alternates include EBI_AD2 and PWM1_CH3.
57 PB.15 bidirectional General purpose digital I/O pin; alternates include INT1, SNOOPER, and SC1_CD.
58 XT1_IN output External 4~24 MHz crystal output pin, or general purpose digital I/O PF.3.
59 XT1_OUT input External 4~24 MHz crystal input pin, or general purpose digital I/O PF.2.
60 nRESET input External reset input: low active, set this pin low to reset the chip to its initial state; has an internal pull-up.
61 VSS power_in Ground.
62 VDD power_in Power supply for I/O ports and LDO source for internal PLL and digital circuit.
63 PVSS power_in PLL ground.
64 PB.8 bidirectional General purpose digital I/O pin; alternates include STADC ADC external trigger input, TM0 timer external counter input, INT0, and SC2_PWR.

Key specifications

Parameter Value
Manufacturer Nuvoton Tech
Package LQFP-64(7x7)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: NANO100SD3BN
  • Footprint: Package_QFP:LQFP-64_7x7mm_P0.4mm
  • 3D model: LQFP-64(7x7) (KiCad packages3D, STEP)
  • 3D model files: nano100sd3bn-etched.step / nano100sd3bn-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); nano100sd3bn.step / nano100sd3bn.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nuvoton Tech datasheet (106 pp, sha256 f4b01b7f519fe7c0, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF