component
N32G452REL7
Public Made by Adomby adom
Nations Technologies Inc Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528
{
"slug": "n32g452rel7",
"version": "0.1.0",
"type": "component",
"description": "Nations Technologies Inc Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"embedded processors & controllers",
"n32g452rel7",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"n32g452rel7.kicad_sym",
"n32g452rel7.kicad_mod",
"n32g452rel7.glb",
"n32g452rel7.step",
"n32g452rel7.lbr",
"docs/hero.png",
"docs/n32g452rel7-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"n32g452rel7-hero.glb",
"n32g452rel7-hero.overlay.json",
"n32g452rel7-etched.glb"
],
"component": {
"mpn": "N32G452REL7",
"manufacturer": "Nations Technologies Inc",
"package": "LQFP-64(10x10)",
"pin_count": 64,
"category": "Embedded Processors & Controllers",
"subcategory": "Microcontrollers (MCU/MPU/SOC)",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589042181021974528",
"parts": {
"symbol": "n32g452rel7.kicad_sym",
"footprint": "n32g452rel7.kicad_mod",
"model_3d": "n32g452rel7-hero.glb",
"model_3d_plain": "n32g452rel7-etched.glb",
"model_3d_step": "n32g452rel7-etched.step",
"model_3d_step_plain": "n32g452rel7.step",
"lbr": "n32g452rel7.lbr"
},
"distributor_links": {
"lcsc": "C3003083"
},
"distributor_check": {
"checked_at": "2026-10-18T11:19:22Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "quota"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "VBAT",
"type": "power_in",
"description": "Backup-domain supply, 1.8-3.6 V, powers the RTC, the external 32.768 kHz oscillator and the backup registers when VDD is off."
},
{
"number": "2",
"name": "PC13-TAMPER-RTC",
"type": "bidirectional",
"description": "Standard 3.3 V I/O (default PC13, alternate TAMPER-RTC) fed through a power switch that sources only 3 mA total for PC13-PC15; as output it is limited to 2 MHz mode, 30 pF load and 3 mA combined."
},
{
"number": "3",
"name": "PC14-OSC32_IN",
"type": "bidirectional",
"description": "Standard 3.3 V I/O (default PC14, alternate OSC32_IN) under the same 3 mA combined output limit as PC13-PC15 (2 MHz mode, 30 pF max load)."
},
{
"number": "4",
"name": "PC15-OSC32_OUT",
"type": "bidirectional",
"description": "Standard 3.3 V I/O (default PC15, alternate OSC32_OUT) under the same 3 mA combined output limit as PC13-PC15 (2 MHz mode, 30 pF max load)."
},
{
"number": "5",
"name": "OSC_IN",
"type": "input",
"description": "High-speed external oscillator input for a 4-32 MHz crystal/resonator or bypass clock; on LQFP64 it can be remapped to PD0 by software."
},
{
"number": "6",
"name": "OSC_OUT",
"type": "output",
"description": "High-speed external oscillator output for a 4-32 MHz crystal/resonator; on LQFP64 it can be remapped to PD1 by software."
},
{
"number": "7",
"name": "NRST",
"type": "input",
"description": "CMOS reset input with a non-disconnectable internal pull-up (30-70 kΩ at 3.3 V); input pulses shorter than 100 ns are filtered."
},
{
"number": "8",
"name": "PC0",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with ADC12_IN6, I2C3_SCL and UART6_TX alternate functions."
},
{
"number": "9",
"name": "PC1",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with ADC12_IN7, I2C3_SDA and UART6_RX alternate functions."
},
{
"number": "10",
"name": "PC2",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with ADC12_IN8, UART7_TX, SPI3_NSS and I2S3_WS alternate functions."
},
{
"number": "11",
"name": "PC3",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with ADC12_IN9, UART7_RX, SPI3_SCK and I2S3_CK alternate functions."
},
{
"number": "12",
"name": "VSSA",
"type": "power_in",
"description": "Analog ground for the ADC and DAC, must be connected to VSS."
},
{
"number": "13",
"name": "VDDA",
"type": "power_in",
"description": "Analog supply for the ADC and DAC, 1.8-3.6 V, must be the same supply as VDD (at most 300 mV difference during power-up and normal operation)."
},
{
"number": "14",
"name": "PA0-WKUP",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with WKUP wake-up input, ADC1_IN1, USART2_CTS, TIM2_CH1_ETR, TIM5_CH1, TIM8_ETR and SPI3_MISO alternate functions."
},
{
"number": "15",
"name": "PA1",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with ADC1_IN2, USART2_RTS, TIM5_CH2, TIM2_CH2, SPI3_MOSI and I2S3_SD alternate functions."
},
{
"number": "16",
"name": "PA2",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with USART2_TX, TIM5_CH3, ADC12_IN11 and TIM2_CH3 alternate functions."
},
{
"number": "17",
"name": "PA3",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with USART2_RX, TIM5_CH4, ADC1_IN4 and TIM2_CH4 alternate functions."
},
{
"number": "18",
"name": "VSS_4",
"type": "power_in",
"description": "Ground pin for the digital core and I/O ring."
},
{
"number": "19",
"name": "VDD_4",
"type": "power_in",
"description": "Digital supply for the I/O pins and internal voltage regulator, 1.8-3.6 V."
},
{
"number": "20",
"name": "PA4",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with SPI1_NSS, USART2_CK, DAC_OUT1, ADC2_IN1, QSPI_NSS and I2C2_SCL alternate functions."
},
{
"number": "21",
"name": "PA5",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with SPI1_SCK, DAC_OUT2, ADC2_IN2, QSPI_SCK and I2C2_SDA alternate functions."
},
{
"number": "22",
"name": "PA6",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with SPI1_MISO, TIM8_BKIN, ADC1_IN3, TIM3_CH1, QSPI_IO0 and TIM1_BKIN alternate functions."
},
{
"number": "23",
"name": "PA7",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with SPI1_MOSI, TIM8_CH1N, ADC2_IN4, TIM3_CH2, QSPI_IO1 and TIM1_CH1N alternate functions."
},
{
"number": "24",
"name": "PC4",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with ADC2_IN5, QSPI_IO2, UART7_TX and I2C3_SCL alternate functions."
},
{
"number": "25",
"name": "PC5",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with ADC2_IN12, QSPI_IO3, UART7_RX and I2C3_SDA alternate functions."
},
{
"number": "26",
"name": "PB0",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with TIM3_CH3, TIM8_CH2N, TIM1_CH2N and UART6_TX alternate functions."
},
{
"number": "27",
"name": "PB1",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O with ADC2_IN3, TIM3_CH4, TIM8_CH3N, TIM1_CH3N and UART6_RX alternate functions."
},
{
"number": "28",
"name": "PB2-BOOT1",
"type": "bidirectional",
"description": "3.3 V tolerant analog-capable I/O (default BOOT1, boot-mode select together with BOOT0) with ADC2_IN13, UART4_TX and SPI1_NSS alternate functions."
},
{
"number": "29",
"name": "PB10",
"type": "bidirectional",
"description": "Standard 3.3 V I/O (fail-safe supported) with I2C2_SCL, USART3_TX and TIM2_CH3 alternate functions."
},
{
"number": "30",
"name": "PB11",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with I2C2_SDA, USART3_RX and TIM2_CH4 alternate functions."
},
{
"number": "31",
"name": "VSS_1",
"type": "power_in",
"description": "Ground pin for the digital core and I/O ring."
},
{
"number": "32",
"name": "VDD_1",
"type": "power_in",
"description": "Digital supply for the I/O pins and internal voltage regulator, 1.8-3.6 V."
},
{
"number": "33",
"name": "PB12",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with SPI2_NSS, I2S2_WS, I2C2_SMBA, USART3_CK, TIM1_BKIN and CAN2_RX alternate functions."
},
{
"number": "34",
"name": "PB13",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with SPI2_SCK, I2S2_CK, USART3_CTS, TIM1_CH1N, CAN2_TX and UART5_TX alternate functions."
},
{
"number": "35",
"name": "PB14",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with SPI2_MISO, TIM1_CH2N, USART3_RTS and UART5_RX alternate functions."
},
{
"number": "36",
"name": "PB15",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with SPI2_MOSI, I2S2_SD and TIM1_CH3N alternate functions."
},
{
"number": "37",
"name": "PC6",
"type": "bidirectional",
"description": "Standard 3.3 V I/O (fail-safe supported) with I2S2_MCK, TIM8_CH1, SDIO_DAT6, I2C4_SCL, TIM3_CH1, SPI2_NSS, I2S2_WS and USART2_CTS alternate functions."
},
{
"number": "38",
"name": "PC7",
"type": "bidirectional",
"description": "Standard 3.3 V I/O (fail-safe supported) with I2S3_MCK, TIM8_CH2, SDIO_DAT7, I2C4_SDA, TIM3_CH2, SPI2_SCK, I2S2_CK and USART2_RTS alternate functions."
},
{
"number": "39",
"name": "PC8",
"type": "bidirectional",
"description": "Standard 3.3 V I/O (fail-safe supported) with TIM8_CH3, SDIO_DAT0, TIM3_CH3, SPI2_MISO and USART2_TX alternate functions."
},
{
"number": "40",
"name": "PC9",
"type": "bidirectional",
"description": "Standard 3.3 V I/O (fail-safe supported) with TIM8_CH4, SDIO_DAT1, TIM3_CH4, SPI2_MOSI, I2S2_SD and USART2_RX alternate functions."
},
{
"number": "41",
"name": "PA8",
"type": "bidirectional",
"description": "5 V tolerant I/O with USART1_CK, TIM1_CH1 and MCO clock output alternate functions."
},
{
"number": "42",
"name": "PA9",
"type": "bidirectional",
"description": "5 V tolerant I/O with USART1_TX, TIM1_CH2 and I2C4_SCL alternate functions."
},
{
"number": "43",
"name": "PA10",
"type": "bidirectional",
"description": "5 V tolerant I/O with USART1_RX, TIM1_CH3 and I2C4_SDA alternate functions."
},
{
"number": "44",
"name": "PA11",
"type": "bidirectional",
"description": "5 V tolerant I/O with USART1_CTS, USBDM, CAN1_RX and TIM1_CH4 alternate functions."
},
{
"number": "45",
"name": "PA12",
"type": "bidirectional",
"description": "5 V tolerant I/O with USART1_RTS, USBDP, CAN1_TX and TIM1_ETR alternate functions."
},
{
"number": "46",
"name": "PA13",
"type": "bidirectional",
"description": "5 V tolerant I/O whose default function after reset is JTMS-SWDIO (SWD data), with UART4_TX as alternate function."
},
{
"number": "47",
"name": "VSS_2",
"type": "power_in",
"description": "Ground pin for the digital core and I/O ring."
},
{
"number": "48",
"name": "VDD_2",
"type": "power_in",
"description": "Digital supply for the I/O pins and internal voltage regulator, 1.8-3.6 V."
},
{
"number": "49",
"name": "PA14",
"type": "bidirectional",
"description": "5 V tolerant I/O whose default function after reset is JTCK-SWCLK (SWD clock), with UART4_RX as alternate function."
},
{
"number": "50",
"name": "PA15",
"type": "bidirectional",
"description": "5 V tolerant I/O whose default function after reset is JTDI, with SPI3_NSS, I2S3_WS, TIM2_CH1_ETR, SPI1_NSS, USART2_CTS and TIM8_CH1N alternate functions."
},
{
"number": "51",
"name": "PC10",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with UART4_TX, SDIO_DAT2, USART3_TX, SPI3_SCK, I2S3_CK and QSPI_NSS alternate functions."
},
{
"number": "52",
"name": "PC11",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with UART4_RX, SDIO_DAT3, USART3_RX, SPI3_MISO and QSPI_SCK alternate functions."
},
{
"number": "53",
"name": "PC12",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with UART5_TX, SDIO_CLK, USART3_CK, SPI3_MOSI, I2S3_SD, QSPI_IO0 and TIM8_CH2N alternate functions."
},
{
"number": "54",
"name": "PD2",
"type": "bidirectional",
"description": "Standard 3.3 V I/O (fail-safe supported) with TIM3_ETR, UART5_RX, SPI3_NSS, I2S3_WS, SDIO_CMD, QSPI_IO3 and TIM8_CH3N alternate functions."
},
{
"number": "55",
"name": "PB3",
"type": "bidirectional",
"description": "5 V tolerant I/O whose default function after reset is JTDO, with TRACESWO, TIM2_CH2, SPI1_SCK, USART2_RTS, TIM8_BKIN, SPI3_SCK and I2S3_CK alternate functions."
},
{
"number": "56",
"name": "PB4",
"type": "bidirectional",
"description": "5 V tolerant I/O whose default function after reset is NJTRST (JTAG reset), with TIM3_CH1, SPI1_MISO, USART2_TX, TIM8_ETR and SPI3_MISO alternate functions."
},
{
"number": "57",
"name": "PB5",
"type": "bidirectional",
"description": "5 V tolerant I/O with I2C1_SMBA, SPI3_MOSI, I2S3_SD, TIM3_CH2, SPI1_MOSI, CAN2_RX, USART2_RX and TIM1_BKIN alternate functions."
},
{
"number": "58",
"name": "PB6",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with I2C1_SCL, TIM4_CH1, USART1_TX and CAN2_TX alternate functions."
},
{
"number": "59",
"name": "PB7",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with I2C1_SDA, TIM4_CH2 and USART1_RX alternate functions."
},
{
"number": "60",
"name": "BOOT0",
"type": "input",
"description": "Boot mode select input (with BOOT1) for startup from main Flash, system memory or internal SRAM; configured as input pull-down after reset."
},
{
"number": "61",
"name": "PB8",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with TIM4_CH3, SDIO_DAT4, I2C1_SCL, CAN1_RX and UART5_TX alternate functions."
},
{
"number": "62",
"name": "PB9",
"type": "bidirectional",
"description": "Standard 3.3 V I/O with TIM4_CH4, SDIO_DAT5, I2C1_SDA, CAN1_TX and UART5_RX alternate functions."
},
{
"number": "63",
"name": "VSS_3",
"type": "power_in",
"description": "Ground pin for the digital core and I/O ring."
},
{
"number": "64",
"name": "VDD_3",
"type": "power_in",
"description": "Digital supply for the I/O pins and internal voltage regulator, 1.8-3.6 V."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The pin-table row for VDDA/VREF+ is column-scrambled in the extracted text. LQFP64 pin 13 was assign; Supply and limit values quoted in these descriptions (VDD/VDDA 1.8–3.6 V, PC13–PC15 3 mA limit, NRST; The PC13–PC15 current limits come from note 4 of table 3-1 (page 38); each pin is listed at the same"
],
"pages_sent": 68,
"cost_usd": 0.348,
"at": "2026-10-18T11:17:03"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589042181021974528",
"pages": 84,
"sha256": "d029c2b36655fb32",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 64,
"described": 64,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "n32g452rel7.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
12.0,
12.0,
1.5
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "b0c827bc5c05552175d28affe44a5bd2ab45c9c36efff6ff07a74cc449b13db4",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "n32g452rel7-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
12.0,
12.0,
1.5
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "6ee18f008b85a08a222a0a427791fb251436d60f62be924713c045c14248182a",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}