component

MST5450BTE

Public Made by Adom

by adom

MST Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)mst5450btefactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6h ago
viewers mst5450bte: viewers · Ray 6h ago
mst5450bte-etched.glb mst5450bte: factory component page (tier=lcsc) · Ray 6h ago
mst5450bte-etched.step mst5450bte: factory component page (tier=lcsc) · Ray 6h ago
mst5450bte-hero.glb mst5450bte: hero GLB from the etched model (keeps the MPN mark) · Ray 6h ago
mst5450bte-hero.overlay.json Publish 0.1.0 · Ray 6h ago
mst5450bte.glb Publish 0.1.0 · Ray 6h ago
mst5450bte.kicad_mod Publish 0.1.0 · Ray 6h ago
mst5450bte.kicad_sym Publish 0.1.0 · Ray 6h ago
mst5450bte.lbr Publish 0.1.0 · Ray 6h ago
mst5450bte.step Publish 0.1.0 · Ray 6h ago
package.json Publish 0.1.0 · Ray 6h ago
page.json Set visibility: public · Ray 6h ago
README.md Publish 0.1.0 · Ray 6h ago

MST5450BTE

MST · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23

MST5450BTE from MST, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Chip ground pin; the PCB layout needs wide copper for both VIN and GND, and the input and output capacitors must sit as close to the device as possible.
2 VOUT power_out Regulated output with fixed 1.8 V, 3.0 V, 3.3 V or 5.0 V versions (±2%) and up to 350 mA, requiring at least a 10 µF X5R/X7R ceramic output capacitor placed close to VOUT and GND; the datasheet's absolute maximum for VOUT to GND is 7 V.
3 VIN power_in Input pin with a 3 V to 45 V operating range (45 V transient capability) that needs a 1 µF capacitor placed close to the chip between VIN and GND, and an electrolytic capacitor or a series resistor of at least 1 Ω is recommended for VIN of 18 V or higher.

Key specifications

Parameter Value
Manufacturer MST
Package SOT-23
Category Power Management (PMIC)
Pins 3

CAD (KiCad official)

  • Symbol: MST5450BTE
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: mst5450bte-etched.step / mst5450bte-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mst5450bte.step / mst5450bte.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: MST datasheet (14 pp, sha256 4228e4a6a0aa11db, retrieved 2026-10-09, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF