component
MSPM0L1303TRGER
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), VQFN-24(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMSPM0L1303TRGER
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · VQFN-24(4x4)
MSPM0L1303TRGER from Texas Instruments, in a VQFN-24(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PA1 | bidirectional | General-purpose I/O with 5-V tolerant open-drain output and wakeup from SHUTDOWN, supports I2C0 clock in BSL mode |
| 2 | NRST | input | Active-low reset input; must be pulled high to VDD via 47kΩ resistor with 10nF capacitor for device operation |
| 3 | VDD | power_in | Power supply input 1.62 V to 3.6 V, requires 10 µF bypass capacitor in parallel with 0.1 µF |
| 4 | VSS | power_in | Ground return supply |
| 5 | PA2/ROSC | bidirectional | General-purpose I/O or external 100kΩ resistor connection for SYSOSC frequency correction loop |
| 6 | PA3 | bidirectional | General-purpose I/O with standard drive strength and hysteresis control |
| 7 | PA4 | bidirectional | General-purpose I/O with standard drive strength and hysteresis control |
| 8 | PA9 | bidirectional | General-purpose I/O with standard drive strength and hysteresis control |
| 9 | PA10 | bidirectional | High-speed general-purpose I/O with maximum 6 mA source/sink current |
| 10 | PA11 | bidirectional | General-purpose I/O with standard drive strength and hysteresis control |
| 11 | PA15/A9 | bidirectional | General-purpose I/O or ADC0 analog input 9, supports I2C1 serial clock and SPI functions |
| 12 | PA16/A8/OPA1_OUT | bidirectional | General-purpose I/O, A8 ADC input, or OPA1 output; supports I2C1 serial data and SPI functions |
| 13 | PA17/OPA1_IN1- | bidirectional | General-purpose I/O with wakeup from SHUTDOWN, OPA1 inverting input 1, or UART/I2C/SPI/Timer functions |
| 14 | PA18/A7/OPA1_IN0+/GPAMP_IN- | bidirectional | General-purpose I/O with wakeup from SHUTDOWN, A7 ADC input, OPA1/GPAMP input, or UART/SPI/I2C/Timer functions |
| 15 | PA19/SWDIO | bidirectional | High-speed general-purpose I/O, Serial wire debug data input/output for 2-pin SWD interface |
| 16 | PA20/A6/SWCLK/COMP0_IN1+ | bidirectional | General-purpose I/O, A6 ADC input, Serial wire debug clock, or COMP0/I2C1/Timer input |
| 17 | PA21/A5/VREF- | bidirectional | General-purpose I/O, A5 ADC input, or external voltage reference ground for ADC/analog peripherals |
| 18 | PA22/A4/GPAMP_OUT/OPA0_OUT | bidirectional | General-purpose I/O, A4 ADC input, GPAMP/OPA0 output, or UART/Timer/Clock output functions |
| 19 | PA23/VREF+/COMP0_IN1- | bidirectional | General-purpose I/O, external voltage reference power supply for ADC/analog peripherals, or COMP0 input |
| 20 | PA24/A3/OPA0_IN1-/OPA0_IN0- | bidirectional | General-purpose I/O, A3 ADC input, OPA0 inverting inputs, or SPI/Timer functions |
| 21 | PA25/A2/OPA0_IN0+ | bidirectional | General-purpose I/O, A2 ADC input, OPA0 non-inverting input, or SPI/UART functions |
| 22 | PA26/A1/GPAMP_IN+/COMP0_IN0+ | bidirectional | General-purpose I/O, A1 ADC input, GPAMP non-inverting input, or COMP0/Timer/UART/SPI functions |
| 23 | VCORE | power_out | Regulated core voltage output (1.35 V nominal); connect only to 470 nF bypass capacitor minimum with ±20% tolerance |
| 24 | PA0 | bidirectional | General-purpose I/O with 5-V tolerant open-drain output and wakeup from SHUTDOWN, supports I2C0 data in BSL mode |
| 25 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-24(4x4) |
| Category | Embedded Processors & Controllers |
| Pins | 25 |
CAD (KiCad official)
- Symbol:
MSPM0L1303TRGER - Footprint:
Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm - 3D model: VQFN-24(4x4) (KiCad packages3D, STEP)
- 3D model files:
mspm0l1303trger-etched.step/mspm0l1303trger-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mspm0l1303trger.step/mspm0l1303trger.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (85 pp, sha256
d1eb766306fc0429, retrieved 2026-10-01, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).