Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSPM0G3507SPTR

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

MSPM0G3507SPTR from Texas Instruments, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PB17 bidirectional GPIO or ADC1 channel A1_4 analog input
2 PA20 bidirectional GPIO or SWCLK debug clock signal
3 PA19 bidirectional GPIO or SWDIO debug data signal
4 PA18 bidirectional GPIO or ADC1 channel A1_3 with OPA1_IN1+ analog input
5 PA17 bidirectional GPIO or ADC1 channel A1_2 with OPA1_IN1- comparator input, wakeup capable
6 PA16 bidirectional GPIO or ADC1 channel A1_1 with OPA1_OUT analog output
7 PA15 bidirectional GPIO or ADC1 channel A1_0 with DAC_OUT, OPA0/OPA1_IN2+, COMP0/COMP1_IN3+ analog
8 PA14 bidirectional GPIO or ADC0 channel A0_12 with COMP0_IN2+ analog input
9 PA13 bidirectional GPIO or COMP0_IN2- analog comparator input
10 PA12 bidirectional GPIO with CAN_TX and UART3_CTS peripheral functions
11 PB16 bidirectional GPIO with UART2_RX and SPI1_SCK peripheral functions
12 PB15 bidirectional GPIO with UART2_TX and SPI1_PICO peripheral functions
13 VCORE power_in Regulated core voltage supply output from internal LDO, requires 470nF decoupling capacitor to VSS
14 PA27 bidirectional GPIO or ADC0 channel A0_0 with COMP0_IN0- analog input, RTC_OUT capable
15 PA26 bidirectional GPIO or ADC0 channel A0_1 with COMP0_IN0+, GPAMP_IN+ analog input
16 PA25 bidirectional GPIO or ADC0 channel A0_2 with OPA0_IN1+ analog input
17 PA24 bidirectional GPIO or ADC0 channel A0_3 with OPA0_IN1- analog input
18 PA23 bidirectional GPIO or VREF+ external voltage reference output with COMP1_IN1- analog input
19 PB24 bidirectional GPIO or ADC0 channel A0_5 with COMP1_IN1+ analog input
20 PB20 bidirectional GPIO or ADC0 channel A0_6 with OPA1_IN0- analog input
21 PA22 bidirectional GPIO or ADC0 channel A0_7 with GPAMP_OUT, OPA0_OUT analog output
22 PA21 bidirectional GPIO or ADC1 channel A1_7 with VREF- external voltage reference input, COMP2_IN1- analog
23 PB19 bidirectional GPIO or ADC1 channel A1_6 with COMP2_IN1+, OPA1_IN0+ analog input
24 PB18 bidirectional GPIO or ADC1 channel A1_5 with COMP1_IN2+ analog input
25 PA0 bidirectional 5V tolerant open-drain GPIO with UART0_TX, I2C0_SDA, TIMA0_C0 functions, wakeup capable
26 PA1 bidirectional 5V tolerant open-drain GPIO with UART0_RX, I2C0_SCL, TIMA0_C1 functions, wakeup capable
27 PA28 bidirectional High-drive GPIO with UART0_TX, I2C0_SDA, TIMA0_C3, TIMG7_C0, TIMA1_C0 functions, wakeup capable
28 NRST input Active-low asynchronous reset input; must be pulled high to VDD for device operation
29 PA31 bidirectional High-drive GPIO with UART0_RX, I2C0_SCL, TIMA0_C3N, TIMG12_C1, CLK_OUT, TIMG7_C1, TIMA1_C1 functions, wakeup capable
30 VDD power_in Positive power supply 1.62V to 3.6V; connect 10µF and 0.1µF decoupling capacitors to VSS
31 VSS power_in Ground (negative power supply reference)
32 PA2 bidirectional GPIO with ROSC external resistor input for SYSOSC frequency correction, or TIMG8_C1, SPI0_CS0, TIMG7_C1, SPI1_CS0 functions
33 PA3 bidirectional GPIO with LFXIN low-frequency crystal input or COMP1_OUT analog output, SPI0_CS1, UART2_CTS, TIMA0_C2, TIMG7_C0 functions
34 PA4 bidirectional GPIO with LFXOUT low-frequency crystal output or LFCLK_IN digital input, SPI0_POCI, UART2_RTS, TIMA0_C3, TIMA0_C1N, TIMG7_C1 functions
35 PA5 bidirectional GPIO with HFXIN high-frequency crystal input, SPI0_PICO, TIMA_FAL1, TIMG0_C0, TIMG6_C0, FCC_IN functions
36 PA6 bidirectional GPIO with HFXOUT high-frequency crystal output or HFCLK_IN digital input, SPI0_SCK, TIMA_FAL0, TIMG0_C1, TIMG6_C1, TIMA0_C2N functions
37 PA7 bidirectional GPIO with COMP0_OUT analog comparator output or CLK_OUT, TIMG8_C0, TIMA0_C2, TIMG8_IDX, TIMG7_C1, TIMA0_C1 functions
38 PB2 bidirectional GPIO with UART3_TX, UART2_CTS, I2C1_SCL, TIMA0_C3, UART1_CTS, TIMG6_C0, TIMA1_C0 functions
39 PB3 bidirectional GPIO with UART3_RX, UART2_RTS, I2C1_SDA, TIMA0_C3N, UART1_RTS, TIMG6_C1, TIMA1_C1 functions
40 PA8 bidirectional GPIO with UART1_TX, SPI0_CS0, UART0_RTS, TIMA0_C0, TIMA1_C0N functions
41 PA9 bidirectional High-speed GPIO with UART1_RX, SPI0_PICO, UART0_CTS, TIMA0_C1, RTC_OUT, TIMA0_C0N, TIMA1_C1N, CLK_OUT functions, wakeup capable
42 PA10 bidirectional High-drive GPIO with UART0_TX, SPI0_POCI, I2C0_SDA, TIMA1_C0, TIMG12_C0, TIMA0_C2, I2C1_SDA, CLK_OUT functions, wakeup capable
43 PA11 bidirectional High-drive GPIO with UART0_RX, SPI0_SCK, I2C0_SCL, TIMA1_C1, COMP0_OUT functions, wakeup capable
44 PB6 bidirectional GPIO with UART1_TX, SPI1_CS0, SPI0_CS1, TIMG8_C0, UART2_CTS, TIMG6_C0, TIMA1_C0N functions
45 PB7 bidirectional GPIO with UART1_RX, SPI1_POCI, SPI0_CS2, TIMG8_C1, UART2_RTS, TIMG6_C1, TIMA1_C1N functions
46 PB8 bidirectional GPIO with UART1_CTS, SPI1_PICO, TIMA0_C0, COMP1_OUT functions
47 PB9 bidirectional GPIO with UART1_RTS, SPI1_SCK, TIMA0_C1, TIMA0_C0N functions
48 PB14 bidirectional GPIO with SPI1_CS3, SPI1_POCI, SPI0_CS3, TIMG12_C1, TIMG8_IDX functions

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package LQFP-48(7x7)
Category Embedded Processors & Controllers
Pins 48

CAD (KiCad official)

  • Symbol: MSPM0G3507SPTR
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: mspm0g3507sptr-etched.step / mspm0g3507sptr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mspm0g3507sptr.step / mspm0g3507sptr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (98 pp, sha256 eb8a69598fc3b437, retrieved 2026-09-21, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF