Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSP430G2432IPW20R

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-20

MSP430G2432IPW20R from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DVCC power_in Digital supply voltage input; the device operating supply range is stated as 1.8 V to 3.6 V.
2 P1.0/TA0CLK/ACLK/A0 bidirectional General-purpose digital I/O that can also serve as Timer0_A TACLK input, ACLK output, or ADC10 analog input A0 (ADC10 functions are available only on MSP430G2x32 devices).
3 P1.1/TA0.0/A1 bidirectional General-purpose digital I/O that can also serve as Timer0_A capture input CCI0A or compare output Out0, or ADC10 analog input A1.
4 P1.2/TA0.1/A2 bidirectional General-purpose digital I/O that can also serve as Timer0_A capture input CCI1A or compare output Out1, or ADC10 analog input A2.
5 P1.3/ADC10CLK/A3/VREF-/VEREF- bidirectional General-purpose digital I/O that can also serve as ADC10 conversion clock output, ADC10 analog input A3, or ADC10 negative reference voltage.
6 P1.4/TA0.2/SMCLK/A4/VREF+/VEREF+/TCK bidirectional General-purpose digital I/O that can also serve as Timer0_A capture input CCI2A or compare output Out2, SMCLK output, ADC10 analog input A4, ADC10 positive reference voltage, or JTAG test clock TCK for device programming and test.
7 P1.5/TA0.0/SCLK/A5/TMS bidirectional General-purpose digital I/O that can also serve as Timer0_A compare output Out0, USI clock input in I2C mode or clock input/output in SPI mode, ADC10 analog input A5, or JTAG test mode select TMS.
8 P2.0 bidirectional General-purpose digital I/O with Schmitt-trigger input; its pulldown resistor should be enabled by setting P2REN.0 = 1.
9 P2.1 bidirectional General-purpose digital I/O with Schmitt-trigger input; its pulldown resistor should be enabled by setting P2REN.1 = 1.
10 P2.2 bidirectional General-purpose digital I/O with Schmitt-trigger input; its pulldown resistor should be enabled by setting P2REN.2 = 1.
11 P2.3 bidirectional General-purpose digital I/O with Schmitt-trigger input; its pulldown resistor should be enabled by setting P2REN.3 = 1.
12 P2.4 bidirectional General-purpose digital I/O with Schmitt-trigger input; its pulldown resistor should be enabled by setting P2REN.4 = 1.
13 P2.5 bidirectional General-purpose digital I/O with Schmitt-trigger input; its pulldown resistor should be enabled by setting P2REN.5 = 1.
14 P1.6/TA0.1/SDO/SCL/A6/TDI/TCLK bidirectional General-purpose digital I/O that can also serve as Timer0_A compare output Out1, USI data output (SPI) or clock (I2C SCL), ADC10 analog input A6, or JTAG test data input/test clock input TDI/TCLK.
15 P1.7/SDI/SDA/A7/TDO/TDI bidirectional General-purpose digital I/O that can also serve as USI data input (SPI) or data (I2C SDA), ADC10 analog input A7, or JTAG test data output TDO / test data input TDI.
16 RST/NMI/SBWTDIO input Active-low device reset, or nonmaskable interrupt input, or Spy-Bi-Wire test data input/output during programming and test.
17 TEST/SBWTCK input Selects test mode for the JTAG pins on Port 1 (the device protection fuse is connected to TEST), and serves as Spy-Bi-Wire test clock input during programming and test.
18 XOUT/P2.7 bidirectional Output terminal of the crystal oscillator, or general-purpose digital I/O P2.7; if used as an input, excess current flows until P2SEL.7 is cleared because the oscillator output driver remains connected after reset.
19 XIN/P2.6/TA0.1 bidirectional Input terminal of the crystal oscillator, or general-purpose digital I/O P2.6 that can also serve as Timer0_A compare output Out1.
20 DVSS power_in Digital ground reference.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Embedded Processors & Controllers
Pins 20

CAD (KiCad official)

  • Symbol: MSP430G2432IPW20R
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: msp430g2432ipw20r-etched.step / msp430g2432ipw20r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430g2432ipw20r.step / msp430g2432ipw20r.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (77 pp, sha256 6df2cd5fcd8d8260, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF