Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MSP430G2202IPW14R

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-14

MSP430G2202IPW14R from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DVCC power_in Digital supply voltage; the device operating supply range is 1.8 V to 3.6 V per the Features list.
2 P1.0/TA0CLK/ACLK/A0 bidirectional General-purpose digital I/O with Timer0_A TACLK input and ACLK output; the ADC10 input A0 is available only on MSP430G2x32 devices.
3 P1.1/TA0.0/A1 bidirectional General-purpose digital I/O with Timer0_A capture input CCI0A and compare output Out0; the ADC10 input A1 is available only on MSP430G2x32 devices.
4 P1.2/TA0.1/A2 bidirectional General-purpose digital I/O with Timer0_A capture input CCI1A and compare output Out1; the ADC10 input A2 is available only on MSP430G2x32 devices.
5 P1.3 bidirectional General-purpose digital I/O; the ADC10 clock output, analog input A3 and negative reference VREF-/VEREF- are available only on MSP430G2x32 devices.
6 P1.4/TA0.2/SMCLK/A4/VREF+/VEREF+/TCK bidirectional General-purpose digital I/O with Timer0_A capture input CCI2A, compare output Out2 and SMCLK output, and JTAG test clock TCK for device programming and test; ADC10 A4 and VREF+/VEREF+ are available only on MSP430G2x32 devices.
7 P1.5/TA0.0/A5/SCLK/TMS bidirectional General-purpose digital I/O with Timer0_A compare output Out0, USI clock (SCLK) in I2C mode or clock input/output in SPI mode, and JTAG test mode select TMS; ADC10 input A5 is available only on MSP430G2x32 devices.
8 P1.6/TA0.1/A6/SDO/SCL/TDI/TCLK bidirectional General-purpose digital I/O with Timer0_A compare output Out1, USI data output (SDO) in SPI mode or clock (SCL) in I2C mode, and JTAG test data input or test clock input during programming and test; ADC10 input A6 is available only on MSP430G2x32 devices.
9 P1.7/A7/SDI/SDA/TDO/TDI bidirectional General-purpose digital I/O with USI data input (SDI) in SPI mode or data (SDA) in I2C mode, and JTAG test data output or input, selected by JTAG instruction; ADC10 input A7 is available only on MSP430G2x32 devices.
10 RST/NMI/SBWTDIO input Reset input, or nonmaskable interrupt input NMI, and Spy-Bi-Wire test data input/output during programming and test.
11 TEST/SBWTCK input Selects test mode for the JTAG pins on Port 1, and the device protection fuse is connected to TEST; also Spy-Bi-Wire test clock input during programming and test.
12 XOUT/P2.7 bidirectional Output terminal of the crystal oscillator, or general-purpose digital I/O P2.7; if used as an input, excess current flows until P2SEL.7 is cleared.
13 XIN/P2.6/TA0.1 bidirectional Input terminal of the crystal oscillator, or general-purpose digital I/O P2.6 with Timer0_A compare output Out1.
14 DVSS power_in Ground reference.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Embedded Processors & Controllers
Pins 14

CAD (KiCad official)

  • Symbol: MSP430G2202IPW14R
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: msp430g2202ipw14r-etched.step / msp430g2202ipw14r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430g2202ipw14r.step / msp430g2202ipw14r.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (77 pp, sha256 52faf601d4eb32f7, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF