Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSP430G2111IPW14R

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-14

MSP430G2111IPW14R from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DVCC power_in Supply voltage input for device operation at recommended range of 1.8 V to 3.6 V.
2 P1.0 bidirectional General-purpose digital I/O pin configurable as Timer0_A clock input (TA0CLK), ACLK output, or Comparator_A+ CA0 input.
3 P1.1 bidirectional General-purpose digital I/O pin configurable as Timer0_A capture CCI0A input or compare Out0 output, or Comparator_A+ CA1 input.
4 P1.2 bidirectional General-purpose digital I/O pin configurable as Timer0_A capture CCI1A input or compare Out1 output, or Comparator_A+ CA2 input.
5 P1.3 bidirectional General-purpose digital I/O pin configurable as Comparator_A+ output (CAOUT) or CA3 input.
6 P1.4 bidirectional General-purpose digital I/O pin configurable as SMCLK output, JTAG TCK input, or Comparator_A+ CA4 input.
7 P1.5 bidirectional General-purpose digital I/O pin configurable as Timer0_A compare Out0 output, JTAG TMS input, or Comparator_A+ CA5 input.
8 P1.6 bidirectional General-purpose digital I/O pin configurable as Timer0_A compare Out1 output, JTAG TDI/TCLK input, or Comparator_A+ CA6 input.
9 P1.7 bidirectional General-purpose digital I/O pin configurable as Comparator_A+ output (CAOUT), CA7 input, or JTAG TDO/TDI.
10 RST input Device reset input, nonmaskable interrupt input, or Spy-Bi-Wire test data input/output during programming and test.
11 TEST input Test mode select input for JTAG pins on Port 1 or Spy-Bi-Wire test clock input during programming and test.
12 XOUT bidirectional Crystal oscillator output terminal or general-purpose digital I/O P2.7; excess current flows if used as input until P2SEL.7 is cleared.
13 XIN bidirectional Crystal oscillator input terminal, general-purpose digital I/O P2.6, or Timer0_A compare Out1 output.
14 DVSS power_in Ground reference for device supply voltage.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Embedded Processors & Controllers
Pins 14

CAD (KiCad official)

  • Symbol: MSP430G2111IPW14R
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • Annotated 3D hero: msp430g2111ipw14r-hero.glb (dashed pad outlines, silkscreen with pin 1, signal names; the adom-hero standard) is what the viewer shows. Downloads and EDA use the clean model, msp430g2111ipw14r-etched.glb.
  • 3D model files: msp430g2111ipw14r-etched.step / msp430g2111ipw14r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430g2111ipw14r.step / msp430g2111ipw14r.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (56 pp, sha256 7d85e75a34a78210, retrieved 2026-10-02, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF