component
MSP430FW425IPMR
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), QFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMSP430FW425IPMR
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · QFP-64(10x10)
MSP430FW425IPMR from Texas Instruments, in a QFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DVCC | power_in | Digital supply voltage, positive terminal. |
| 2 | P6.3/SIFCH3/SIFCAOUT | bidirectional | General-purpose digital I/O; also Scan IF channel 3 sensor excitation output and signal input, and the Scan IF comparator output. |
| 3 | P6.4/SIFCI0 | bidirectional | General-purpose digital I/O; also Scan IF channel 0 signal input to the comparator. |
| 4 | P6.5/SIFCI1 | bidirectional | General-purpose digital I/O; also Scan IF channel 1 signal input to the comparator. |
| 5 | P6.6/SIFCI2/SIFDACOUT | bidirectional | General-purpose digital I/O; also Scan IF channel 2 signal input to the comparator and the 10-bit DAC output. |
| 6 | P6.7/SIFCI3/SVSIN | bidirectional | General-purpose digital I/O; also Scan IF channel 3 signal input to the comparator and the SVS analog input. |
| 7 | SIFCI | input | Scan IF input to the comparator. |
| 8 | XIN | input | Input port for crystal oscillator XT1; standard or watch crystals can be connected. |
| 9 | XOUT | output | Output terminal of crystal oscillator XT1. |
| 10 | SIFVSS | power_in | Scan IF AFE reference supply voltage. |
| 11 | SIFCOM | output | Common termination for Scan IF sensors. |
| 12 | P5.1/S0 | bidirectional | General-purpose digital I/O; also LCD segment output 0, selected automatically when the LCD module control bits are set. |
| 13 | P5.0/S1 | bidirectional | General-purpose digital I/O; also LCD segment output 1, selected automatically when the LCD module control bits are set. |
| 14 | P4.7/S2 | bidirectional | General-purpose digital I/O; also LCD segment output 2, selected automatically when the LCD module control bits are set. |
| 15 | P4.6/S3 | bidirectional | General-purpose digital I/O; also LCD segment output 3, selected automatically when the LCD module control bits are set. |
| 16 | P4.5/S4 | bidirectional | General-purpose digital I/O; also LCD segment output 4, selected automatically when the LCD module control bits are set. |
| 17 | P4.4/S5 | bidirectional | General-purpose digital I/O; also LCD segment output 5, selected automatically when the LCD module control bits are set. |
| 18 | P4.3/S6 | bidirectional | General-purpose digital I/O; also LCD segment output 6, selected automatically when the LCD module control bits are set. |
| 19 | P4.2/S7 | bidirectional | General-purpose digital I/O; also LCD segment output 7, selected automatically when the LCD module control bits are set. |
| 20 | P4.1/S8 | bidirectional | General-purpose digital I/O; also LCD segment output 8, selected automatically when the LCD module control bits are set. |
| 21 | P4.0/S9 | bidirectional | General-purpose digital I/O; also LCD segment output 9, selected automatically when the LCD module control bits are set. |
| 22 | P3.7/S10 | bidirectional | General-purpose digital I/O; also LCD segment output 10, selected automatically when the LCD module control bits are set. |
| 23 | P3.6/S11 | bidirectional | General-purpose digital I/O; also LCD segment output 11, selected automatically when the LCD module control bits are set. |
| 24 | P3.5/S12 | bidirectional | General-purpose digital I/O; also LCD segment output 12, selected automatically when the LCD module control bits are set. |
| 25 | P3.4/S13 | bidirectional | General-purpose digital I/O; also LCD segment output 13, selected automatically when the LCD module control bits are set. |
| 26 | P3.3/S14 | bidirectional | General-purpose digital I/O; also LCD segment output 14, selected automatically when the LCD module control bits are set. |
| 27 | P3.2/S15 | bidirectional | General-purpose digital I/O; also LCD segment output 15, selected automatically when the LCD module control bits are set. |
| 28 | P3.1/S16 | bidirectional | General-purpose digital I/O; also LCD segment output 16, selected automatically when the LCD module control bits are set. |
| 29 | P3.0/S17 | bidirectional | General-purpose digital I/O; also LCD segment output 17, selected automatically when the LCD module control bits are set. |
| 30 | P2.7/SIFCLKG/S18 | bidirectional | General-purpose digital I/O; also Scan IF signal SIFCLKG from the internal clock generator and LCD segment output 18. |
| 31 | P2.6/CAOUT/S19 | bidirectional | General-purpose digital I/O; also Comparator_A output and LCD segment output 19. |
| 32 | P2.5/TA1CLK/S20 | bidirectional | General-purpose digital I/O; also input of the Timer1_A clock and LCD segment output 20. |
| 33 | P2.4/TA1.4/S21 | bidirectional | General-purpose digital I/O; also Timer1_A capture CCI4A input, compare Out4 output, and LCD segment output 21. |
| 34 | P2.3/TA1.3/S22 | bidirectional | General-purpose digital I/O; also Timer1_A capture CCI3A input, compare Out3 output, and LCD segment output 22. |
| 35 | P2.2/TA1.2/S23 | bidirectional | General-purpose digital I/O; also Timer1_A capture CCI2A input, compare Out2 output, and LCD segment output 23. |
| 36 | COM0 | output | Common output for LCD backplane COM0. |
| 37 | P5.2/COM1 | bidirectional | General-purpose digital I/O; also common output COM1 for LCD backplanes. |
| 38 | P5.3/COM2 | bidirectional | General-purpose digital I/O; also common output COM2 for LCD backplanes. |
| 39 | P5.4/COM3 | bidirectional | General-purpose digital I/O; also common output COM3 for LCD backplanes. |
| 40 | R03 | input | Input port for the fourth (lowest) positive analog LCD level (V5). |
| 41 | P5.5/R13 | bidirectional | General-purpose digital I/O; also input port for the third most positive analog LCD level (V4 or V3). |
| 42 | P5.6/R23 | bidirectional | General-purpose digital I/O; also input port for the second most positive analog LCD level (V2). |
| 43 | P5.7/R33 | bidirectional | General-purpose digital I/O; also output port for the most positive analog LCD level (V1). |
| 44 | P2.1/TA1.1 | bidirectional | General-purpose digital I/O; also Timer0_A capture CCI1A input and compare Out1 output. |
| 45 | P2.0/TA0.2 | bidirectional | General-purpose digital I/O; also Timer0_A capture CCI2A input and compare Out2 output. |
| 46 | P1.7/CA1 | bidirectional | General-purpose digital I/O; also Comparator_A input. |
| 47 | P1.6/CA0 | bidirectional | General-purpose digital I/O; also Comparator_A input. |
| 48 | P1.5/TA0CLK/ACLK | bidirectional | General-purpose digital I/O; also input of the Timer0_A clock and output of ACLK. |
| 49 | P1.4/TA1.0 | bidirectional | General-purpose digital I/O; also Timer1_A capture CCI0A input and compare Out0 output. |
| 50 | P1.3/TA1.0/SVSOUT | bidirectional | General-purpose digital I/O; also Timer1_A capture CCI0B input (TA1.0 is input-only on this pin) and SVS comparator output. |
| 51 | P1.2/TA0.1 | bidirectional | General-purpose digital I/O; also Timer0_A capture CCI1A input and compare Out1 output. |
| 52 | P1.1/TA0.0/MCLK | bidirectional | General-purpose digital I/O; also Timer0_A capture CCI0B input (TA0.0 is input-only on this pin), MCLK output, and BSL receive. |
| 53 | P1.0/TA0.0 | bidirectional | General-purpose digital I/O; also Timer0_A capture CCI0A input, compare Out0 output, and BSL transmit. |
| 54 | TDO/TDI | bidirectional | Test data output port; TDO/TDI data output or programming data input terminal. |
| 55 | TDI/TCLK | input | Test data input or test clock input; the device protection fuse is connected to this terminal. |
| 56 | TMS | input | Test mode select, used as an input port for device programming and test. |
| 57 | TCK | input | Test clock, the clock input port for device programming and test. |
| 58 | RST/NMI | input | Reset input or nonmaskable interrupt input port. |
| 59 | P6.0/SIFCH0 | bidirectional | General-purpose digital I/O; also Scan IF channel 0 sensor excitation output and signal input. |
| 60 | P6.1/SIFCH1 | bidirectional | General-purpose digital I/O; also Scan IF channel 1 sensor excitation output and signal input. |
| 61 | P6.2/SIFCH2 | bidirectional | General-purpose digital I/O; also Scan IF channel 2 sensor excitation output and signal input. |
| 62 | AVSS | power_in | Analog supply voltage, negative terminal; must be externally connected to DVSS. |
| 63 | DVSS | power_in | Digital supply voltage, negative terminal. |
| 64 | AVCC | power_in | Analog supply voltage, positive terminal; supplies SVS, brownout, oscillator, comparator_A, scan IF AFE, port 6, and LCD resistive divider circuitry, and must not power up prior to DVCC. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | QFP-64(10x10) |
| Category | Embedded Processors & Controllers |
| Pins | 64 |
CAD (KiCad official)
- Symbol:
MSP430FW425IPMR - Footprint:
Package_QFP:LQFP-64_10x10mm_P0.5mm - 3D model: QFP-64(10x10) (KiCad packages3D, STEP)
- 3D model files:
msp430fw425ipmr-etched.step/msp430fw425ipmr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430fw425ipmr.step/msp430fw425ipmr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (63 pp, sha256
55924aec33090f61, retrieved 2026-10-12, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).