component
MSP430FR5992IRGZR
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), VQFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMSP430FR5992IRGZR
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · VQFN-48-EP(7x7)
MSP430FR5992IRGZR from Texas Instruments, in a VQFN-48-EP(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | P1.0 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TA0.1, DMAE0, RTCCLK, ADC/comparator input A0/C0 and VREF-/VeREF-. |
| 2 | P1.1 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TA0.2, TA1CLK, COUT, ADC/comparator input A1/C1 and VREF+/VeREF+. |
| 3 | P1.2 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TA1.1, TA0CLK, COUT and ADC/comparator input A2/C2. |
| 4 | P3.0 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also ADC/comparator input A12/C12. |
| 5 | P3.1 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also ADC/comparator input A13/C13. |
| 6 | P3.2 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also ADC/comparator input A14/C14. |
| 7 | P3.3 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also ADC/comparator input A15/C15. |
| 8 | P4.7 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5; reset state is OFF (high impedance). |
| 9 | P1.3 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TA1.2, UCB0STE, ADC/comparator input A3/C3. |
| 10 | P1.4 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.1, UCA0STE, ADC/comparator input A4/C4. |
| 11 | P1.5 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.2, UCA0CLK, ADC/comparator input A5/C5. |
| 12 | PJ.0 | bidirectional | General-purpose digital I/O (PJ.0) or JTAG TDO output, also multiplexed with TB0OUTH, SMCLK, SRSCG1 and comparator input C6; when used as JTAG pin it should remain open. |
| 13 | PJ.1 | bidirectional | General-purpose digital I/O (PJ.1) or JTAG TDI/TCLK input, also multiplexed with MCLK, SRSCG0 and comparator input C7; when used as JTAG pin it should remain open. |
| 14 | PJ.2 | bidirectional | General-purpose digital I/O (PJ.2) or JTAG TMS input, also multiplexed with ACLK, SROSCOFF and comparator input C8; when used as JTAG pin it should remain open. |
| 15 | PJ.3 | bidirectional | General-purpose digital I/O (PJ.3) or JTAG TCK input, also multiplexed with SRCPUOFF and comparator input C9; when used as JTAG pin it should remain open. |
| 16 | P4.0 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also ADC input A8. |
| 17 | P4.1 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also ADC input A9. |
| 18 | P4.2 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also ADC input A10. |
| 19 | P4.3 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also ADC input A11. |
| 20 | P2.5 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.0, UCA1TXD and UCA1SIMO. |
| 21 | P2.6 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.1, UCA1RXD and UCA1SOMI. |
| 22 | TEST/SBWTCK | input | Test mode pin that selects digital I/O on the JTAG pins and serves as Spy-Bi-Wire clock input; it always has an internal pulldown enabled, so it should be left open. |
| 23 | RST/NMI/SBWTDIO | bidirectional | Active-low reset input (RST) or nonmaskable interrupt input (NMI), and Spy-Bi-Wire data input/output (SBWTDIO); RST/NMI should use a 47-kΩ pullup (or internal pullup) with a 10-nF pulldown, reduced to 2.2 nF with Spy-Bi-Wire or 4-wire JTAG. |
| 24 | P2.0 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.6, UCA0TXD/UCA0SIMO, TB0CLK and ACLK; on UART-BSL devices this pin is BSLTX. |
| 25 | P2.1 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.0, UCA0RXD/UCA0SOMI; on UART-BSL devices this pin is BSLRX. |
| 26 | P2.2 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.2 and UCB0CLK. |
| 27 | P3.4 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.3 and SMCLK. |
| 28 | P3.5 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.4 and COUT. |
| 29 | P3.6 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.5. |
| 30 | P3.7 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.6. |
| 31 | P1.6 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.3, UCB0SIMO/UCB0SDA and TA0.0; on I2C-BSL devices this pin is BSLSDA. |
| 32 | P1.7 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.4, UCB0SOMI/UCB0SCL and TA1.0; on I2C-BSL devices this pin is BSLSCL. |
| 33 | P4.4 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TB0.5. |
| 34 | P4.5 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5. |
| 35 | P4.6 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5. |
| 36 | DVSS1 | power_in | Digital ground supply (0 V reference for VSS). |
| 37 | DVCC1 | power_in | Digital power supply for the I/O and core domain; VCC applied at all DVCC and AVCC pins must be within 1.8 V to 3.6 V. |
| 38 | P2.7 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5. |
| 39 | P2.3 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TA0.0, UCA1STE and ADC/comparator input A6/C10. |
| 40 | P2.4 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also multiplexed with TA1.0, UCA1CLK and ADC/comparator input A7/C11. |
| 41 | AVSS3 | power_in | Analog ground supply; connect to the common VSS ground. |
| 42 | PJ.6/HFXIN | bidirectional | General-purpose digital I/O (PJ.6) or input of the high-frequency crystal oscillator HFXT; in HFXTBYPASS mode it accepts a digital clock input. |
| 43 | PJ.7/HFXOUT | bidirectional | General-purpose digital I/O (PJ.7) or output of the high-frequency crystal oscillator HFXT; it becomes general-purpose I/O when HFXTBYPASS is used. |
| 44 | AVSS2 | power_in | Analog ground supply; connect to the common VSS ground. |
| 45 | PJ.4/LFXIN | bidirectional | General-purpose digital I/O (PJ.4) or input of the low-frequency 32-kHz crystal oscillator LFXT. |
| 46 | PJ.5/LFXOUT | bidirectional | General-purpose digital I/O (PJ.5) or output of the low-frequency 32-kHz crystal oscillator LFXT; it becomes general-purpose I/O in LFXT bypass mode. |
| 47 | AVSS1 | power_in | Analog ground supply; connect to the common VSS ground. |
| 48 | AVCC1 | power_in | Analog power supply; the DVCC-to-AVCC difference must stay within ±0.3 V and TI recommends powering AVCC and DVCC from the same source. |
| 49 | QFN Pad | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-48-EP(7x7) |
| Category | Embedded Processors & Controllers |
| Pins | 49 |
CAD (KiCad official)
- Symbol:
MSP430FR5992IRGZR - Footprint:
Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm - 3D model: VQFN-48-EP(7x7) (KiCad packages3D, STEP)
- 3D model files:
msp430fr5992irgzr-etched.step/msp430fr5992irgzr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430fr5992irgzr.step/msp430fr5992irgzr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (177 pp, sha256
305369231542d625, retrieved 2026-10-11, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).