component

MSP430FR5724IRGER

Public Made by Adom

by adom

Texas Instruments Microcontrollers (MCU/MPU/SOC), VQFN-24-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersmsp430fr5724irgerfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers msp430fr5724irger: viewers · Ray 1d ago
msp430fr5724irger-etched.glb msp430fr5724irger: factory component page (tier=lcsc) · Ray 1d ago
msp430fr5724irger-etched.step msp430fr5724irger: factory component page (tier=lcsc) · Ray 1d ago
msp430fr5724irger-hero.glb msp430fr5724irger: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
msp430fr5724irger-hero.overlay.json Publish 0.1.0 · Ray 1d ago
msp430fr5724irger.glb Publish 0.1.0 · Ray 1d ago
msp430fr5724irger.kicad_mod Publish 0.1.0 · Ray 1d ago
msp430fr5724irger.kicad_sym Publish 0.1.0 · Ray 1d ago
msp430fr5724irger.lbr Publish 0.1.0 · Ray 1d ago
msp430fr5724irger.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/msp430fr5724irger · Ray 1d ago

MSP430FR5724IRGER

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · VQFN-24-EP(4x4)

MSP430FR5724IRGER from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P1.0/TA0.1/DMAE0/RTCCLK/A0/CD0/VeREF- bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TA0 CCR1, external DMA trigger DMAE0, RTC clock calibration output, ADC input A0, Comparator_D input CD0 and external ADC reference VeREF-.
2 P1.1/TA0.2/TA1CLK/CDOUT/A1/CD1/VeREF+ bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TA0 CCR2, TA1 input clock, Comparator_D output, ADC input A1, Comparator_D input CD1 and external ADC reference VeREF+.
3 P1.2/TA1.1/TA0CLK/CDOUT/A2/CD2 bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TA1 CCR1, TA0 input clock, Comparator_D output, ADC input A2 and Comparator_D input CD2.
4 P1.3/TA1.2/UCB0STE/A3/CD3 bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TA1 CCR2, eUSCI_B0 SPI slave transmit enable, ADC input A3 and Comparator_D input CD3.
5 P1.4/TB0.1/UCA0STE/A4/CD4 bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TB0 CCR1, eUSCI_A0 SPI slave transmit enable, ADC input A4 and Comparator_D input CD4.
6 P1.5/TB0.2/UCA0CLK/A5/CD5 bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TB0 CCR2, eUSCI_A0 clock (SPI slave input or SPI master output), ADC input A5 and Comparator_D input CD5.
7 PJ.0/TDO/TB0OUTH/SMCLK/CD6 bidirectional General-purpose digital I/O; alternate functions include JTAG test data output TDO, the TB0 PWM outputs high-impedance switch, SMCLK output and Comparator_D input CD6.
8 PJ.1/TDI/TCLK/TB1OUTH/MCLK/CD7 bidirectional General-purpose digital I/O; alternate functions include JTAG test data input or test clock input TDI/TCLK, the TB1 PWM outputs high-impedance switch, MCLK output and Comparator_D input CD7.
9 PJ.2/TMS/TB2OUTH/ACLK/CD8 bidirectional General-purpose digital I/O; alternate functions include JTAG test mode select TMS, the TB2 PWM outputs high-impedance switch, ACLK output and Comparator_D input CD8.
10 PJ.3/TCK/CD9 bidirectional General-purpose digital I/O; alternate functions include JTAG test clock TCK and Comparator_D input CD9.
11 TEST/SBWTCK input Test mode pin that enables the JTAG pins, and the Spy-Bi-Wire input clock.
12 RST/NMI/SBWTDIO bidirectional Reset input, active low; also non-maskable interrupt input and Spy-Bi-Wire data input/output.
13 P2.0/TB2.0/UCA0TXD/UCA0SIMO/TB0CLK/ACLK bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TB2 CCR0, eUSCI_A0 UART transmit or SPI slave-in/master-out, TB0 clock input and ACLK output.
14 P2.1/TB2.1/UCA0RXD/UCA0SOMI/TB0.0 bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TB2 CCR1, eUSCI_A0 UART receive or SPI slave-out/master-in, and TB0 CCR0.
15 P2.2/TB2.2/UCB0CLK/TB1.0 bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TB2 CCR2, eUSCI_B0 SPI clock (slave input or master output) and TB1 CCR0.
16 P1.6/TB1.1/UCB0SIMO/UCB0SDA/TA0.0 bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TB1 CCR1, eUSCI_B0 SPI slave-in/master-out, I2C data UCB0SDA and TA0 CCR0.
17 P1.7/TB1.2/UCB0SOMI/UCB0SCL/TA1.0 bidirectional General-purpose digital I/O with port interrupt and wake-up from LPMx.5; alternate functions include TB1 CCR2, eUSCI_B0 SPI slave-out/master-in, I2C clock UCB0SCL and TA1 CCR0.
18 VCORE power_out Regulated core power supply for internal use only; no external current loading is possible and VCORE should only be connected to the recommended capacitor CVCORE.
19 DVSS power_in Digital ground supply.
20 DVCC power_in Digital power supply.
21 PJ.4/XIN bidirectional General-purpose digital I/O; in crystal mode it is the input terminal for crystal oscillator XT1, and in XT1 bypass mode it is the bypass clock input.
22 PJ.5/XOUT bidirectional General-purpose digital I/O; in XT1 crystal mode it is the output terminal of crystal oscillator XT1, and with XT1BYPASS = 1 it is general-purpose I/O.
23 AVSS power_in Analog ground supply.
24 AVCC power_in Analog power supply.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24-EP(4x4)
Category Embedded Processors & Controllers
Pins 25

CAD (KiCad official)

  • Symbol: MSP430FR5724IRGER
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm
  • 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: msp430fr5724irger-etched.step / msp430fr5724irger-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430fr5724irger.step / msp430fr5724irger.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (127 pp, sha256 6a2750fecbf4b926, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF