Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSP430FR5043IRGCR

Texas Instruments · Microcontroller Units (MCUs/MPUs/SOCs) · VQFN-64-EP(9x9)

MSP430FR5043IRGCR from Texas Instruments, in a VQFN-64-EP(9x9). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AVCC1 power_in Analog power supply
2 P2.2 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
3 P1.0 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
4 P1.1 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
5 AVSS2 power_in Analog ground supply
6 PJ.4 bidirectional General-purpose digital I/O
7 PJ.5 bidirectional General-purpose digital I/O
8 AVSS3 power_in Analog ground supply
9 PJ.6 bidirectional General-purpose digital I/O
10 PJ.7 bidirectional General-purpose digital I/O
11 TEST input Test mode pin - select digital I/O on JTAG pins
12 RST/NMI bidirectional Reset input active low and nonmaskable interrupt input
13 PJ.0 bidirectional General-purpose digital I/O
14 PJ.1 bidirectional General-purpose digital I/O
15 PJ.2 bidirectional General-purpose digital I/O
16 PJ.3 bidirectional General-purpose digital I/O
17 DVSS1 power_in Digital ground supply
18 DVCC1 power_in Digital power supply
19 P1.2 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
20 P1.3 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
21 P2.0 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
22 P2.1 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
23 P1.6 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
24 P1.7 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
25 P1.4 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
26 P1.5 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
27 P3.1 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
28 P4.0 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
29 P4.1 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
30 P4.2 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
31 P4.3 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
32 P4.4 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
33 DVSS2 power_in Digital ground supply
34 P5.0 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
35 P5.1 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
36 P5.2 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
37 P5.3 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
38 P5.4 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
39 P5.5 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
40 P5.6 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
41 P5.7 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
42 P6.0 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
43 P6.4 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
44 P6.5 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
45 P6.6 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
46 P7.0 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
47 P6.2 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
48 DVSS3 power_in Digital ground supply
49 DVCC3 power_in Digital power supply
50 P3.3 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
51 P3.4 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
52 P3.5 bidirectional General-purpose digital I/O with port interrupt and wakeup from LPMx.5
53 CH1_IN input USS Channel 1 RX analog input
54 CH1_OUT bidirectional USS Channel 1 TX output
55 PVSS power_in USS ground supply
56 PVCC power_in USS power supply
57 PVCC power_in USS power supply
58 PVSS power_in USS ground supply
59 CH0_OUT bidirectional USS Channel 0 TX output
60 CH0_IN input USS Channel 0 RX analog input
61 AVSS4 power_in Analog ground supply
62 USSXTIN input Input for an oscillator USSXT
63 USSXTOUT output Output for an oscillator USSXT
64 AVSS1 power_in Analog ground supply
65 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-64-EP(9x9)
Category Single Chip Microcomputer/Microcontroller
Pins 65

CAD (KiCad official)

  • Symbol: MSP430FR5043IRGCR
  • Footprint: Package_DFN_QFN:QFN-64-1EP_9x9mm_P0.5mm_EP6x6mm
  • 3D model: VQFN-64-EP(9x9) (KiCad packages3D, STEP)
  • 3D model files: msp430fr5043irgcr-etched.step / msp430fr5043irgcr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430fr5043irgcr.step / msp430fr5043irgcr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (201 pp, sha256 f170175958cb6cfa, retrieved 2026-09-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF