component
MSP430FR2476TPTR
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMSP430FR2476TPTR
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)
MSP430FR2476TPTR from Texas Instruments, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DVCC | power_in | Power supply for digital circuits. |
| 2 | RST/NMI/SBWTDIO | input | Active-low reset input; configurable as external nonmaskable interrupt or Spy-Bi-Wire data input/output. |
| 3 | TEST/SBWTCK | input | Test mode pin for JTAG and Spy-Bi-Wire debug interfaces. |
| 4 | P1.4 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART transmit, SPI, timer, JTAG clock, and analog input A4. |
| 5 | P1.5 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART receive, SPI, timer, JTAG mode select, and analog input A5. |
| 6 | P1.6 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART clock, timer input, JTAG data in/test clock, and analog input A6. |
| 7 | P1.7 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART slave enable, SMCLK output, JTAG data out, and analog input A7. |
| 8 | P4.3 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C serial clock/data, timer capture/compare, and analog input A8. |
| 9 | P4.4 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C serial data, timer capture/compare, and analog input A9. |
| 10 | P5.3 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C clock, timer output, and analog input A10. |
| 11 | P5.4 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C slave enable, timer clock input, and analog input A11. |
| 12 | P1.0 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C slave enable, timer clock input, ADC input A0, and Veref+ reference. |
| 13 | P1.1 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C clock, timer capture/compare, ADC input A1, and comparator input C0. |
| 14 | P1.2 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C data, timer capture/compare, ADC input A2, and Veref- reference. |
| 15 | P1.3 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C serial clock/data, MCLK output, and ADC input A3. |
| 16 | P2.2 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with ACLK output and comparator input C1. |
| 17 | P4.5 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C serial clock/data and timer capture/compare. |
| 18 | P4.6 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C serial data and timer capture/compare. |
| 19 | P5.5 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C clock and timer clock input. |
| 20 | P5.6 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C slave enable and timer capture/compare. |
| 21 | P5.7 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer capture/compare and comparator input C2. |
| 22 | P6.0 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer capture/compare and comparator input C3. |
| 23 | P3.0 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer capture/compare. |
| 24 | P3.3 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer capture/compare. |
| 25 | P2.3 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer capture/compare. |
| 26 | P3.4 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer clock input and comparator output. |
| 27 | P3.1 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART slave enable. |
| 28 | P2.4 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART clock input. |
| 29 | P2.5 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART receive data and SPI slave out. |
| 30 | P2.6 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART transmit data and SPI slave in. |
| 31 | DNC | unconnected | Do not connect. |
| 32 | P3.7 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer capture/compare. |
| 33 | P4.0 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer capture/compare. |
| 34 | P4.1 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer capture/compare. |
| 35 | P4.2 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer clock input. |
| 36 | P2.7 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C slave enable. |
| 37 | P3.5 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C clock and Timer_B external trigger. |
| 38 | P3.2 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C slave in and UART functions. |
| 39 | P3.6 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with I2C serial clock/data and UART functions. |
| 40 | P6.1 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer clock input. |
| 41 | P6.2 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with timer capture/compare. |
| 42 | P4.7 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART slave enable and timer capture/compare. |
| 43 | P5.0 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART clock and timer capture/compare. |
| 44 | P5.1 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART receive data and timer capture/compare. |
| 45 | P5.2 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with UART transmit data and timer capture/compare. |
| 46 | P2.0 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with crystal oscillator output (XOUT). |
| 47 | P2.1 | bidirectional | General-purpose I/O with port interrupt and LPMx.5 wake capability; multiplexed with crystal oscillator input (XIN). |
| 48 | DVSS | power_in | Ground return for digital circuits. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | LQFP-48(7x7) |
| Category | Embedded Processors & Controllers |
| Pins | 48 |
CAD (KiCad official)
- Symbol:
MSP430FR2476TPTR - Footprint:
Package_QFP:LQFP-48_7x7mm_P0.5mm - 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
- 3D model files:
msp430fr2476tptr-etched.step/msp430fr2476tptr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430fr2476tptr.step/msp430fr2476tptr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (113 pp, sha256
8a5915ac0a845eba, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).