component
MSP430FR2422IPW16R
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), TSSOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMSP430FR2422IPW16R
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-16
MSP430FR2422IPW16R from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | P1.1 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include ACLK output, ADC channel A1 input, I2C/SPI clock (UCB0CLK), and analog reference voltage output (VREF+) |
| 2 | P1.0 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include I2C/SPI slave transmit enable (UCB0STE), ADC channel A0 input, and analog reference voltage output (Veref+) |
| 3 | TEST | input | Test mode control input for JTAG and Spy-Bi-Wire debug interface activation; internal pull-down resistor (20 kΩ to 50 kΩ) is always enabled |
| 4 | RST | input | Active-low reset input with minimum 2 µs pulse duration requirement; configurable as nonmaskable interrupt (NMI) or Spy-Bi-Wire bidirectional data pin (SBWTDIO) |
| 5 | DVCC | power_in | Digital power supply input with operating voltage range of 1.8 V to 3.6 V; requires 4.7 µF to 10 µF bypass capacitor with ±20% tolerance or better placed within few millimeters of pin |
| 6 | DVSS | power_in | Digital ground reference providing return current path for power supply and all digital circuits |
| 7 | P2.1 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include UART receive (UCA0RXD), SPI slave receive (UCA0SOMI), and low-frequency crystal oscillator input (XIN) |
| 8 | P2.0 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include UART transmit (UCA0TXD), SPI slave transmit (UCA0SIMO), and crystal oscillator output (XOUT) |
| 9 | P2.2 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include Timer A1 capture/compare output (TA1.1) or ADC channel A4 analog input |
| 10 | P1.7 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include SPI slave transmit enable (UCA0STE) or JTAG test data output (TDO); pin interrupts must be disabled during JTAG debug |
| 11 | P1.6 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include SPI clock (UCA0CLK), Timer A0 clock input (TA0CLK), or JTAG interface signals (TDI/TCLK); pin interrupts must be disabled during JTAG debug |
| 12 | P1.5 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include UART receive (UCA0RXD), SPI receive (UCA0SOMI), Timer A0 capture/compare (TA0.2), or JTAG test mode select (TMS); pin interrupts must be disabled during JTAG debug |
| 13 | P1.4 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include UART transmit (UCA0TXD), SPI transmit (UCA0SIMO), Timer A0 capture/compare (TA0.1), or JTAG test clock (TCK); pin interrupts must be disabled during JTAG debug |
| 14 | DNC | unconnected | Do not connect pad; must be left unconnected or open on PCB for proper device operation |
| 15 | P1.3 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include I2C/SPI receive (UCB0SOMI/UCB0SCL), main clock output (MCLK), or ADC channel A3 analog input |
| 16 | P1.2 | bidirectional | General-purpose I/O pin with reset default function; alternate functions include I2C/SPI transmit (UCB0SIMO/UCB0SDA), subsystem clock output (SMCLK), ADC channel A2 input, or ADC reference voltage input (Veref-) |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Embedded Processors & Controllers |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
MSP430FR2422IPW16R - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
msp430fr2422ipw16r-etched.step/msp430fr2422ipw16r-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430fr2422ipw16r.step/msp430fr2422ipw16r.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (86 pp, sha256
4854cd8a5843413c, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).