component
MSP430FR2100IPW16R
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), TSSOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMSP430FR2100IPW16R
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-16
MSP430FR2100IPW16R from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | P1.1 | bidirectional | P1.1 general-purpose I/O pin, configurable as UCA0CLK (eUSCI_A0 SPI clock), ACLK (auxiliary clock output), C1 (eCOMP0 input), or A1 (ADC input channel). |
| 2 | P1.0 | bidirectional | P1.0 general-purpose I/O pin, configurable as UCA0STE (eUSCI_A0 SPI slave transmit enable), SMCLK (submain clock output), C0 (eCOMP0 input), A0 (ADC input), or Veref+ (ADC positive reference). |
| 3 | TEST | input | Test mode input pin with internal pull-down resistor; enables JTAG/Spy-Bi-Wire debug interface when held high. |
| 4 | RST | bidirectional | Reset input (active low, minimum pulse width 2 µs) configurable as NMI (non-maskable interrupt) or SBWTDIO (Spy-Bi-Wire data I/O); internal pull-up or pull-down resistor selectable. |
| 5 | DVCC | power_in | Digital power supply input voltage (1.8 V to 3.6 V); recommended decoupling with 10 µF bulk capacitor and 100 nF ceramic capacitor placed within few millimeters of pin. |
| 6 | DVSS | power_in | Digital power supply ground; must be connected to system ground plane. |
| 7 | P2.7 | bidirectional | P2.7 general-purpose I/O pin, configurable as TB0CLK (Timer_B0 clock input) or XIN (32 kHz crystal oscillator input). |
| 8 | P2.6 | bidirectional | P2.6 general-purpose I/O pin, configurable as MCLK (main clock output) or XOUT (32 kHz crystal oscillator output). |
| 9 | P2.1 | bidirectional | P2.1 general-purpose I/O pin, configurable as TB0.2 (Timer_B0 CCR2 for capture/compare or PWM output) via TBRMP remapping. |
| 10 | P2.0 | bidirectional | P2.0 general-purpose I/O pin, configurable as TB0.1 (Timer_B0 CCR1 for capture/compare or PWM output) or COUT (eCOMP0 comparator output). |
| 11 | P1.7 | bidirectional | P1.7 general-purpose I/O pin, configurable as UCA0TXD (UART transmit/SPI SIMO), TB0.2 (Timer_B0 capture/compare or PWM), TDO (JTAG data output), A7 (ADC input), or VREF+ (1.2 V reference voltage output when EXTREFEN=1). |
| 12 | P1.6 | bidirectional | P1.6 general-purpose I/O pin, configurable as UCA0RXD (UART receive/SPI SOMI), TB0.1 (Timer_B0 capture/compare or PWM), TDI (JTAG data input), TCLK (JTAG clock), or A6 (ADC input); TI recommends disabling pin interrupts during JTAG debugging. |
| 13 | P1.5 | bidirectional | P1.5 general-purpose I/O pin, configurable as UCA0CLK (eUSCI_A0 SPI clock), TMS (JTAG test mode select), or A5 (ADC input); TI recommends disabling pin interrupts during JTAG debugging. |
| 14 | P1.4 | bidirectional | P1.4 general-purpose I/O pin, configurable as UCA0STE (eUSCI_A0 SPI slave transmit enable), TCK (JTAG clock input), or A4 (ADC input); TI recommends disabling pin interrupts during JTAG debugging. |
| 15 | P1.3 | bidirectional | P1.3 general-purpose I/O pin, configurable as UCA0TXD (UART transmit/SPI SIMO), C3 (eCOMP0 input), or A3 (ADC input). |
| 16 | P1.2 | bidirectional | P1.2 general-purpose I/O pin, configurable as UCA0RXD (UART receive/SPI SOMI), TB0TRG (Timer_B0 external trigger input), C2 (eCOMP0 input), A2 (ADC input), or Veref- (ADC negative reference). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Embedded Processors & Controllers |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
MSP430FR2100IPW16R - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
msp430fr2100ipw16r-etched.step/msp430fr2100ipw16r-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430fr2100ipw16r.step/msp430fr2100ipw16r.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (87 pp, sha256
7505f67fee2c23fa, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).