component

MSP430F437IPN

Public Made by Adom

by adom

Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-80(12x12). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersmsp430f437ipnfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers msp430f437ipn: viewers · Ray 2d ago
msp430f437ipn-etched.glb msp430f437ipn: factory component page (tier=lcsc) · Ray 2d ago
msp430f437ipn-etched.step msp430f437ipn: factory component page (tier=lcsc) · Ray 2d ago
msp430f437ipn-hero.glb msp430f437ipn: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
msp430f437ipn-hero.overlay.json Publish 0.1.0 · Ray 2d ago
msp430f437ipn.glb Publish 0.1.0 · Ray 2d ago
msp430f437ipn.kicad_mod Publish 0.1.0 · Ray 2d ago
msp430f437ipn.kicad_sym Publish 0.1.0 · Ray 2d ago
msp430f437ipn.lbr Publish 0.1.0 · Ray 2d ago
msp430f437ipn.step Publish 0.1.0 · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/msp430f437ipn · Ray 2d ago

MSP430F437IPN

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-80(12x12)

MSP430F437IPN from Texas Instruments, in a LQFP-80(12x12). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DVCC1 power_in Digital supply voltage, positive terminal.
2 P6.3/A3 bidirectional General-purpose digital I/O, also analog input a3 of the 12-bit ADC.
3 P6.4/A4 bidirectional General-purpose digital I/O, also analog input a4 of the 12-bit ADC.
4 P6.5/A5 bidirectional General-purpose digital I/O, also analog input a5 of the 12-bit ADC.
5 P6.6/A6 bidirectional General-purpose digital I/O, also analog input a6 of the 12-bit ADC.
6 P6.7/A7/SVSIN bidirectional General-purpose digital I/O, analog input a7 of the 12-bit ADC, and input to the brownout/supply voltage supervisor.
7 VREF+ power_in Output of the positive terminal of the ADC reference voltage.
8 XIN input Input port for crystal oscillator XT1; standard or watch crystals can be connected.
9 XOUT output Output terminal of crystal oscillator XT1.
10 VeREF+ input Input for an external reference voltage to the ADC.
11 VREF-/VeREF- power_in Negative terminal for the ADC reference voltage, from the internal reference or an external applied reference.
12 P5.1/S0 bidirectional General-purpose digital I/O, also LCD segment output 0.
13 P5.0/S1 bidirectional General-purpose digital I/O, also LCD segment output 1.
14 P4.7/S2 bidirectional General-purpose digital I/O, also LCD segment output 2.
15 P4.6/S3 bidirectional General-purpose digital I/O, also LCD segment output 3.
16 P4.5/S4 bidirectional General-purpose digital I/O, also LCD segment output 4.
17 P4.4/S5 bidirectional General-purpose digital I/O, also LCD segment output 5.
18 P4.3/S6 bidirectional General-purpose digital I/O, also LCD segment output 6.
19 P4.2/S7 bidirectional General-purpose digital I/O, also LCD segment output 7.
20 P4.1/S8 bidirectional General-purpose digital I/O, also LCD segment output 8.
21 P4.0/S9 bidirectional General-purpose digital I/O, also LCD segment output 9.
22 S10 output LCD segment output 10.
23 S11 output LCD segment output 11.
24 S12 output LCD segment output 12.
25 S13 output LCD segment output 13.
26 S14 output LCD segment output 14.
27 S15 output LCD segment output 15.
28 S16 output LCD segment output 16.
29 S17 output LCD segment output 17.
30 P2.7/ADC12CLK/S18 bidirectional General-purpose digital I/O, ADC12 conversion clock, and LCD segment output 18.
31 P2.6/CAOUT/S19 bidirectional General-purpose digital I/O, Comparator_A output, and LCD segment output 19.
32 S20 output LCD segment output 20.
33 S21 output LCD segment output 21.
34 S22 output LCD segment output 22.
35 S23 output LCD segment output 23.
36 P3.7/S24 bidirectional General-purpose digital I/O, also LCD segment output 24.
37 P3.6/S25 bidirectional General-purpose digital I/O, also LCD segment output 25.
38 P3.5/S26 bidirectional General-purpose digital I/O, also LCD segment output 26.
39 P3.4/S27 bidirectional General-purpose digital I/O, also LCD segment output 27.
40 P3.3/UCLK0/S28 bidirectional General-purpose digital I/O, USART0 external clock input (UART/SPI) or clock output (SPI), and LCD segment output 28.
41 P3.2/SOMI0/S29 bidirectional General-purpose digital I/O, USART0 SPI slave out/master in, and LCD segment output 29.
42 P3.1/SIMO0/S30 bidirectional General-purpose digital I/O, USART0 SPI slave out/master out, and LCD segment output 30.
43 P3.0/STE0/S31 bidirectional General-purpose digital I/O, USART0 SPI slave transmit enable, and LCD segment output 31.
44 COM0 output LCD backplane common output 0.
45 P5.2/COM1 bidirectional General-purpose digital I/O, also LCD common output COM1.
46 P5.3/COM2 bidirectional General-purpose digital I/O, also LCD common output COM2.
47 P5.4/COM3 bidirectional General-purpose digital I/O, also LCD common output COM3.
48 R03 input Input port of the fourth positive (lowest) analog LCD level (V5).
49 P5.5/R13 bidirectional General-purpose digital I/O, also input port of the third most positive analog LCD level (V4 or V3).
50 P5.6/R23 bidirectional General-purpose digital I/O, also input port of the second most positive analog LCD level (V2).
51 P5.7/R33 bidirectional General-purpose digital I/O, also output port of the most positive analog LCD level (V1).
52 DVCC2 power_in Digital supply voltage, positive terminal.
53 DVSS2 power_in Digital supply voltage, negative terminal (connect to DVSS).
54 P2.5/URXD0 bidirectional General-purpose digital I/O, USART0 UART receive data input.
55 P2.4/UTXD0 bidirectional General-purpose digital I/O, USART0 UART transmit data output.
56 P2.3/TB2 bidirectional General-purpose digital I/O, Timer_B3 CCR2 capture input (CCI2A/CCI2B) or compare output (Out2).
57 P2.2/TB1 bidirectional General-purpose digital I/O, Timer_B3 CCR1 capture input (CCI1A/CCI1B) or compare output (Out1).
58 P2.1/TB0 bidirectional General-purpose digital I/O, Timer_B3 CCR0 capture input (CCI0A/CCI0B) or compare output (Out0).
59 P2.0/TA2 bidirectional General-purpose digital I/O, Timer_A capture input CCI2A or compare output Out2.
60 P1.7/CA1 bidirectional General-purpose digital I/O, Comparator_A input.
61 P1.6/CA0 bidirectional General-purpose digital I/O, Comparator_A input.
62 P1.5/TACLK/ACLK bidirectional General-purpose digital I/O, Timer_A clock input TACLK or ACLK output (divided by 1, 2, 4, or 8).
63 P1.4/TBCLK/SMCLK bidirectional General-purpose digital I/O, Timer_B3 input clock TBCLK or submain system clock SMCLK output.
64 P1.3/TBOUTH/SVSOUT bidirectional General-purpose digital I/O; switches all Timer_B3 PWM outputs to high impedance, or SVS comparator output.
65 P1.2/TA1 bidirectional General-purpose digital I/O, Timer_A capture input CCI1A or compare output Out1.
66 P1.1/TA0/MCLK bidirectional General-purpose digital I/O, Timer_A capture input CCI0B (TA0 is input-only on this pin), MCLK output, and BSL receive.
67 P1.0/TA0 bidirectional General-purpose digital I/O, Timer_A capture input CCI0A or compare output Out0, and BSL transmit.
68 XT2OUT output Output terminal of crystal oscillator XT2.
69 XT2IN input Input port for crystal oscillator XT2; only standard crystals can be connected.
70 TDO/TDI bidirectional Test data output port; TDO/TDI data output or programming data input terminal.
71 TDI/TCLK input Test data input or test clock input; the device protection fuse is connected to this pin.
72 TMS input Test mode select; input port for device programming and test.
73 TCK input Test clock; clock input port for device programming and test.
74 RST/NMI input Reset input or nonmaskable interrupt input port.
75 P6.0/A0 bidirectional General-purpose digital I/O, analog input a0 of the 12-bit ADC.
76 P6.1/A1 bidirectional General-purpose digital I/O, analog input a1 of the 12-bit ADC.
77 P6.2/A2 bidirectional General-purpose digital I/O, analog input a2 of the 12-bit ADC.
78 AVSS power_in Analog supply voltage, negative terminal; supplies SVS, brownout, oscillator, Comparator_A, ADC12, port 1 and LCD resistive divider.
79 DVSS1 power_in Digital supply voltage, negative terminal.
80 AVCC power_in Analog supply voltage, positive terminal; must not power up before DVCC1/DVCC2.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package LQFP-80(12x12)
Category Embedded Processors & Controllers
Pins 80

CAD (KiCad official)

  • Symbol: MSP430F437IPN
  • Footprint: Package_QFP:LQFP-80_12x12mm_P0.5mm
  • 3D model: LQFP-80(12x12) (KiCad packages3D, STEP)
  • 3D model files: msp430f437ipn-etched.step / msp430f437ipn-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430f437ipn.step / msp430f437ipn.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (89 pp, sha256 ff6c7ef212cfbf3f, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF