component

MSP430F4132IRGZT

Public Made by Adom

by adom

Texas Instruments Microcontrollers (MCU/MPU/SOC), VQFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersmsp430f4132irgztfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs msp430f4132irgzt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers msp430f4132irgzt: viewers · Ray 8d ago
msp430f4132irgzt-etched.fit.json msp430f4132irgzt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
msp430f4132irgzt-etched.glb msp430f4132irgzt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
msp430f4132irgzt-etched.step msp430f4132irgzt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
msp430f4132irgzt.glb Publish 0.1.0 · Ray 8d ago
msp430f4132irgzt.kicad_mod Publish 0.1.0 · Ray 8d ago
msp430f4132irgzt.kicad_sym Publish 0.1.0 · Ray 8d ago
msp430f4132irgzt.lbr Publish 0.1.0 · Ray 8d ago
msp430f4132irgzt.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Initial commit: component/msp430f4132irgzt · Ray 8d ago

MSP430F4132IRGZT

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · VQFN-48-EP(7x7)

MSP430F4132IRGZT from Texas Instruments, in a VQFN-48-EP(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P6.1/UCB0SOMI/UCB0SCL bidirectional General-purpose digital I/O pin; USCI B0 slave out/master in in SPI mode, SCL I2C clock in I2C mode.
2 P6.2/UCB0SIMO/UCB0SDA bidirectional General-purpose digital I/O pin; USCI B0 slave in/master out in SPI mode, SDA I2C data in I2C mode.
3 DVCC power_in Digital supply voltage, positive terminal, supplies all digital parts.
4 XIN input Input port for crystal oscillator XT1; standard or watch crystals can be connected.
5 XOUT output Output port for crystal oscillator XT1; standard or watch crystals can be connected.
6 DVSS power_in Digital supply voltage, negative terminal, supplies all digital parts.
7 P6.7/A7/CA7/SVSIN bidirectional General-purpose digital I/O pin; ADC10 analog input A7; Comparator_A input 7; SVS input.
8 P4.7/ADC10CLK/S0 bidirectional General-purpose digital I/O pin; ADC10 conversion clock; LCD segment output.
9 P4.6/S1 bidirectional General-purpose digital I/O pin; LCD segment output.
10 P4.5/S2 bidirectional General-purpose digital I/O pin; LCD segment output.
11 P4.4/S3 bidirectional General-purpose digital I/O pin; LCD segment output.
12 P4.3/S4 bidirectional General-purpose digital I/O pin; LCD segment output.
13 P4.2/S5 bidirectional General-purpose digital I/O pin; LCD segment output.
14 P4.1/S6 bidirectional General-purpose digital I/O pin; LCD segment output.
15 P4.0/S7 bidirectional General-purpose digital I/O pin; LCD segment output.
16 P2.7/S8 bidirectional General-purpose digital I/O pin; LCD segment output.
17 P2.6/S9 bidirectional General-purpose digital I/O pin; LCD segment output.
18 P2.5/S10 bidirectional General-purpose digital I/O pin; LCD segment output.
19 P2.4/S11 bidirectional General-purpose digital I/O pin; LCD segment output.
20 P2.3/TA1.4/S12 bidirectional General-purpose digital I/O pin; Timer1_A5 compare Out4 output; LCD segment output.
21 P2.2/TA1.3/S13 bidirectional General-purpose digital I/O pin; Timer1_A5 compare Out3 output; LCD segment output.
22 P2.1/TA1.2/S14 bidirectional General-purpose digital I/O pin; Timer1_A5 compare Out2 output; LCD segment output.
23 P2.0/TA1.1/S15 bidirectional General-purpose digital I/O pin; Timer1_A5 compare Out1 output; LCD segment output.
24 P3.4/CAOUT/S19 bidirectional General-purpose digital I/O pin; Comparator_A output; LCD segment output.
25 P5.7/COM0 bidirectional General-purpose digital I/O pin; common output COM0-3 used for LCD backplanes.
26 P5.6/COM1 bidirectional General-purpose digital I/O pin; common output COM0-3 used for LCD backplanes.
27 P5.5/COM2 bidirectional General-purpose digital I/O pin; common output COM0-3 used for LCD backplanes.
28 P5.4/COM3 bidirectional General-purpose digital I/O pin; common output COM0-3 used for LCD backplanes.
29 P5.3/R03 bidirectional General-purpose digital I/O pin; input port of the fourth most positive analog LCD level (V1).
30 P5.2/LCDREF/R13 bidirectional General-purpose digital I/O pin; external LCD reference voltage input; input port of the third most positive analog LCD level.
31 P5.1/R23 bidirectional General-purpose digital I/O pin; input port of the second most positive analog LCD level (V3).
32 LCDCAP/R33 bidirectional Capacitor connection for LCD charge pump; input port of the most positive analog LCD level (V4).
33 P1.7/TA0CLK/CAOUT/CA1 bidirectional General-purpose digital I/O pin; Timer0_A3 clock signal TACLK input; Comparator_A output; Comparator_A input 1.
34 P1.6/ACLK/CA0 bidirectional General-purpose digital I/O pin; Comparator_A input 0; ACLK signal output.
35 P1.5/TA0CLK/CAOUT/S26 bidirectional General-purpose digital I/O pin; Timer0_A3 clock signal TACLK input; Comparator_A output; LCD segment output.
36 P1.1/TA0.0/MCLK/S30 bidirectional General-purpose digital I/O pin; Timer0_A3 capture CCI0B input; MCLK signal output; LCD segment output.
37 P1.0/TA0.0/S31 bidirectional General-purpose digital I/O pin; Timer0_A3 capture CCI0A input and compare Out0 output; LCD segment output.
38 P7.0/TDO/TDI/S32 bidirectional General-purpose digital I/O pin; JTAG test data output terminal or test data input in programming and test; LCD segment output.
39 P7.1/TDI/TCLK/S33 bidirectional General-purpose digital I/O pin; JTAG test data input or test clock input in programming and test; LCD segment output.
40 P7.2/TMS/S34 bidirectional General-purpose digital I/O pin; JTAG test mode select input terminal for device programming and test; LCD segment output.
41 P7.3/TCK/S35 bidirectional General-purpose digital I/O pin; test clock input for device programming and test; LCD segment output.
42 RST/NMI/SBWTDIO input Reset or nonmaskable interrupt input; Spy-Bi-Wire test data input/output during programming and test.
43 TEST/SBWTCLK input Selects test mode for JTAG pins on Port7; device protection fuse is connected to TEST pin.
44 P7.4/TA1.4/A0/CA2 bidirectional General-purpose digital I/O pin; Timer1_A5 capture CCI4B input and compare Out4 output; ADC10 analog input A0; Comparator_A input 2.
45 P7.5/TA1.3/A1/CA3 bidirectional General-purpose digital I/O pin; Timer1_A5 capture CCI3B input and compare Out3 output; ADC10 analog input A1; Comparator_A input 3.
46 AVSS power_in Analog supply voltage, negative terminal.
47 P6.0/TA1.2/A2/CA4 bidirectional General-purpose digital I/O pin; Timer1_A5 compare Out2 output; ADC10 analog input A2; Comparator_A input 4.
48 AVCC power_in Analog supply voltage, positive terminal.
49 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-48-EP(7x7)
Category Embedded Processors & Controllers
Pins 49

CAD (KiCad official)

  • Symbol: MSP430F4132IRGZT
  • Footprint: Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm
  • 3D model: VQFN-48-EP(7x7) (KiCad packages3D, STEP)
  • 3D model files: msp430f4132irgzt-etched.step / msp430f4132irgzt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430f4132irgzt.step / msp430f4132irgzt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (85 pp, sha256 0b610cd707374514, retrieved 2026-09-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF