component
MSP430F2618TPMR
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMSP430F2618TPMR
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)
MSP430F2618TPMR from Texas Instruments, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DVCC1 | power_in | Digital supply voltage, positive terminal supplying all digital parts; recommend 1.8 V to 3.6 V. |
| 2 | P6.3/A3 | bidirectional | General-purpose digital I/O pin and analog input A3 for 12-bit ADC. |
| 3 | P6.4/A4 | bidirectional | General-purpose digital I/O pin and analog input A4 for 12-bit ADC. |
| 4 | P6.5/A5/DAC1 | bidirectional | General-purpose digital I/O pin, analog input A5 for 12-bit ADC, and DAC12.1 voltage output; MSP430F261x only. |
| 5 | P6.6/A6/DAC0 | bidirectional | General-purpose digital I/O pin, analog input A6 for 12-bit ADC, and DAC12.0 voltage output; MSP430F261x only. |
| 6 | P6.7/A7/DAC1/SVSIN | bidirectional | General-purpose digital I/O pin, analog input A7 for 12-bit ADC, DAC12.1 voltage output, and SVS input; MSP430F261x only. |
| 7 | VREF+ | power_in | Output of positive terminal of the internal reference voltage for ADC12. |
| 8 | XIN | input | Input port for crystal oscillator XT1; standard or watch crystals can be connected. |
| 9 | XOUT | output | Output port for crystal oscillator XT1; standard or watch crystals can be connected. |
| 10 | VeREF+/DAC0 | bidirectional | Input for external reference voltage or DAC12.0 voltage output; MSP430F261x only. |
| 11 | VREF-/VeREF- | power_in | Negative terminal for the reference voltage for both internal and external reference sources. |
| 12 | P1.0/TACLK/CAOUT | bidirectional | General-purpose digital I/O pin, Timer_A clock signal TACLK input, or Comparator_A output. |
| 13 | P1.1/TA0 | bidirectional | General-purpose digital I/O pin, Timer_A capture CCI0A input or compare TA0 output, or BSL transmit. |
| 14 | P1.2/TA1 | bidirectional | General-purpose digital I/O pin or Timer_A capture CCI1A input or compare TA1 output. |
| 15 | P1.3/TA2 | bidirectional | General-purpose digital I/O pin or Timer_A capture CCI2A input or compare TA2 output. |
| 16 | P1.4/SMCLK | bidirectional | General-purpose digital I/O pin or submain system clock SMCLK signal output. |
| 17 | P1.5/TA0 | bidirectional | General-purpose digital I/O pin or Timer_A compare TA0 output. |
| 18 | P1.6/TA1 | bidirectional | General-purpose digital I/O pin or Timer_A compare TA1 output. |
| 19 | P1.7/TA2 | bidirectional | General-purpose digital I/O pin or Timer_A compare TA2 output. |
| 20 | P2.0/ACLK/CA2 | bidirectional | General-purpose digital I/O pin, auxiliary clock ACLK output, or Comparator_A input CA2. |
| 21 | P2.1/TAINCLK/CA3 | bidirectional | General-purpose digital I/O pin, Timer_A clock signal INCLK input, or Comparator_A input CA3. |
| 22 | P2.2/CAOUT/TA0/CA4 | bidirectional | General-purpose digital I/O pin, Timer_A capture CCI0B input, Comparator_A output or input CA4, or BSL receive. |
| 23 | P2.3/CA0/TA1 | bidirectional | General-purpose digital I/O pin, Timer_A compare TA1 output, or Comparator_A input CA0. |
| 24 | P2.4/CA1/TA2 | bidirectional | General-purpose digital I/O pin, Timer_A compare TA2 output, or Comparator_A input CA1. |
| 25 | P2.5/ROSC/CA5 | bidirectional | General-purpose digital I/O pin, input for external resistor defining DCO nominal frequency, or Comparator_A input CA5. |
| 26 | P2.6/ADC12CLK/DMAE0/CA6 | bidirectional | General-purpose digital I/O pin, conversion clock for 12-bit ADC, DMA channel 0 external trigger, or Comparator_A input CA6. |
| 27 | P2.7/TA0/CA7 | bidirectional | General-purpose digital I/O pin, Timer_A compare TA0 output, or Comparator_A input CA7. |
| 28 | P3.0/UCB0STE/UCA0CLK | bidirectional | General-purpose digital I/O pin, USCI_B0 slave transmit enable, or USCI_A0 clock input/output. |
| 29 | P3.1/UCB0SIMO/UCB0SDA | bidirectional | General-purpose digital I/O pin, USCI_B0 slave in master out for SPI mode, or USCI_B0 SDA I2C data input in I2C mode. |
| 30 | P3.2/UCB0SOMI/UCB0SCL | bidirectional | General-purpose digital I/O pin, USCI_B0 slave out master in for SPI mode, or USCI_B0 SCL I2C clock in I2C mode. |
| 31 | P3.3/UCB0CLK/UCA0STE | bidirectional | General-purpose digital I/O pin, USCI_B0 clock input/output, or USCI_A0 slave transmit enable. |
| 32 | P3.4/UCA0TXD/UCA0SIMO | bidirectional | General-purpose digital I/O pin, USCI_A0 transmit data output in UART mode, or USCI_A0 slave data in master out for SPI mode. |
| 33 | P3.5/UCA0RXD/UCA0SOMI | bidirectional | General-purpose digital I/O pin, USCI_A0 receive data input in UART mode, or USCI_A0 slave data out master in for SPI mode. |
| 34 | P3.6/UCA1TXD/UCA1SIMO | bidirectional | General-purpose digital I/O pin, USCI_A1 transmit data output in UART mode, or USCI_A1 slave data in master out for SPI mode. |
| 35 | P3.7/UCA1RXD/UCA1SOMI | bidirectional | General-purpose digital I/O pin, USCI_A1 receive data input in UART mode, or USCI_A1 slave data out master in for SPI mode. |
| 36 | P4.0/TB0 | bidirectional | General-purpose digital I/O pin or Timer_B capture CCI0A/B input or compare TB0 output. |
| 37 | P4.1/TB1 | bidirectional | General-purpose digital I/O pin or Timer_B capture CCI1A/B input or compare TB1 output. |
| 38 | P4.2/TB2 | bidirectional | General-purpose digital I/O pin or Timer_B capture CCI2A/B input or compare TB2 output. |
| 39 | P4.3/TB3 | bidirectional | General-purpose digital I/O pin or Timer_B capture CCI3A/B input or compare TB3 output. |
| 40 | P4.4/TB4 | bidirectional | General-purpose digital I/O pin or Timer_B capture CCI4A/B input or compare TB4 output. |
| 41 | P4.5/TB5 | bidirectional | General-purpose digital I/O pin or Timer_B capture CCI5A/B input or compare TB5 output. |
| 42 | P4.6/TB6 | bidirectional | General-purpose digital I/O pin or Timer_B capture CCI6A input or compare TB6 output. |
| 43 | P4.7/TBCLK | bidirectional | General-purpose digital I/O pin or Timer_B clock signal TBCLK input. |
| 44 | P5.0/UCB1STE/UCA1CLK | bidirectional | General-purpose digital I/O pin, USCI_B1 slave transmit enable, or USCI_A1 clock input/output. |
| 45 | P5.1/UCB1SIMO/UCB1SDA | bidirectional | General-purpose digital I/O pin, USCI_B1 slave in master out for SPI mode, or USCI_B1 SDA I2C data in I2C mode. |
| 46 | P5.2/UCB1SOMI/UCB1SCL | bidirectional | General-purpose digital I/O pin, USCI_B1 slave out master in for SPI mode, or USCI_B1 SCL I2C clock in I2C mode. |
| 47 | P5.3/UCB1CLK/UCA1STE | bidirectional | General-purpose digital I/O pin, USCI_B1 clock input/output, or USCI_A1 slave transmit enable. |
| 48 | P5.4/MCLK | bidirectional | General-purpose digital I/O pin or main system clock MCLK output. |
| 49 | P5.5/SMCLK | bidirectional | General-purpose digital I/O pin or submain system clock SMCLK output. |
| 50 | P5.6/ACLK | bidirectional | General-purpose digital I/O pin or auxiliary clock ACLK output. |
| 51 | P5.7/TBOUTH/SVSOUT | bidirectional | General-purpose digital I/O pin, switch all PWM digital output ports to high impedance, or SVS comparator output. |
| 52 | XT2OUT | output | Output terminal of crystal oscillator XT2. |
| 53 | XT2IN | input | Input port for crystal oscillator XT2; only standard crystals can be connected. |
| 54 | TDO/TDI | bidirectional | Test data output port or programming data input terminal for JTAG debug and flash programming. |
| 55 | TDI/TCLK | input | Test data input or test clock input for device programming; device protection fuse is connected to this pin. |
| 56 | TMS | input | Test mode select input port for device programming and test via JTAG. |
| 57 | TCK | input | Test clock input port for device programming and bootloader start via JTAG; supports 0 to 10 MHz. |
| 58 | RST/NMI | input | Reset input, nonmaskable interrupt input port, or bootloader start in flash devices; minimum 2 µs pulse duration required. |
| 59 | P6.0/A0 | bidirectional | General-purpose digital I/O pin and analog input A0 for 12-bit ADC with input voltage range 0 V to VAVCC. |
| 60 | P6.1/A1 | bidirectional | General-purpose digital I/O pin and analog input A1 for 12-bit ADC with input voltage range 0 V to VAVCC. |
| 61 | P6.2/A2 | bidirectional | General-purpose digital I/O pin and analog input A2 for 12-bit ADC with input voltage range 0 V to VAVCC. |
| 62 | AVSS | power_in | Analog supply voltage, negative terminal (ground) supplying only the analog portion of ADC12 and DAC12. |
| 63 | DVSS1 | power_in | Digital supply voltage, negative terminal (ground) supplying all digital parts. |
| 64 | AVCC | power_in | Analog supply voltage, positive terminal supplying only the analog portion of ADC12 and DAC12; recommend 1.8 V to 3.6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | LQFP-64(10x10) |
| Category | Embedded Processors & Controllers |
| Pins | 64 |
CAD (KiCad official)
- Symbol:
MSP430F2618TPMR - Footprint:
Package_QFP:LQFP-64_10x10mm_P0.5mm - 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
- 3D model files:
msp430f2618tpmr-etched.step/msp430f2618tpmr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430f2618tpmr.step/msp430f2618tpmr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (124 pp, sha256
9b29f7507412f2ce, retrieved 2026-09-24, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).