component
MSP430F248TPMR
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMSP430F248TPMR
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)
MSP430F248TPMR from Texas Instruments, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DVCC | power_in | Digital supply voltage positive terminal that supplies all digital parts; 1.8 V to 3.6 V during program execution and 2.2 V to 3.6 V for flash programming/erase. |
| 2 | P6.3/A3 | bidirectional | General-purpose digital I/O and 12-bit ADC analog input A3. |
| 3 | P6.4/A4 | bidirectional | General-purpose digital I/O and 12-bit ADC analog input A4. |
| 4 | P6.5/A5 | bidirectional | General-purpose digital I/O and 12-bit ADC analog input A5. |
| 5 | P6.6/A6 | bidirectional | General-purpose digital I/O and 12-bit ADC analog input A6. |
| 6 | P6.7/A7/SVSIN | bidirectional | General-purpose digital I/O, 12-bit ADC analog input A7, and SVS input (VLD=15). |
| 7 | VREF+ | power_in | Positive reference voltage output of the ADC12 module. |
| 8 | XIN | input | Input for crystal oscillator XT1; accepts a standard or watch crystal. |
| 9 | XOUT | output | Output of crystal oscillator XT1; accepts a standard or watch crystal. |
| 10 | VeREF+ | input | Input for an external positive reference voltage (VeREF+ must exceed VREF-/VeREF-; 1.4 V minimum to AVCC). |
| 11 | VREF-/VeREF- | power_in | Negative reference terminal for either the internal reference or an externally applied reference voltage (0 V to 1.2 V for external). |
| 12 | P1.0/TACLK/CAOUT | bidirectional | General-purpose digital I/O with Timer_A TACLK clock input and Comparator_A output. |
| 13 | P1.1/TA0 | bidirectional | General-purpose digital I/O with Timer_A CCI0A capture input / Out0 output and BSL transmit. |
| 14 | P1.2/TA1 | bidirectional | General-purpose digital I/O with Timer_A CCI1A capture input / Out1 output. |
| 15 | P1.3/TA2 | bidirectional | General-purpose digital I/O with Timer_A CCI2A capture input / Out2 output. |
| 16 | P1.4/SMCLK | bidirectional | General-purpose digital I/O with SMCLK signal output. |
| 17 | P1.5/TA0 | bidirectional | General-purpose digital I/O with Timer_A Out0 output. |
| 18 | P1.6/TA1 | bidirectional | General-purpose digital I/O with Timer_A Out1 output. |
| 19 | P1.7/TA2 | bidirectional | General-purpose digital I/O with Timer_A Out2 output. |
| 20 | P2.0/ACLK/CA2 | bidirectional | General-purpose digital I/O with ACLK output and Comparator_A input CA2. |
| 21 | P2.1/TAINCLK/CA3 | bidirectional | General-purpose digital I/O with Timer_A INCLK clock input and Comparator_A input CA3. |
| 22 | P2.2/CAOUT/TA0/CA4 | bidirectional | General-purpose digital I/O with Timer_A CCI0B capture input, Comparator_A output, BSL receive, and Comparator_A input CA4. |
| 23 | P2.3/CA0/TA1 | bidirectional | General-purpose digital I/O with Timer_A Out1 output and Comparator_A input CA0. |
| 24 | P2.4/CA1/TA2 | bidirectional | General-purpose digital I/O with Timer_A Out2 output and Comparator_A input CA1. |
| 25 | P2.5/ROSC/CA5 | bidirectional | General-purpose digital I/O with input for the external resistor that sets the nominal DCO frequency, and Comparator_A input CA5. |
| 26 | P2.6/ADC12CLK/CA6 | bidirectional | General-purpose digital I/O with 12-bit ADC conversion clock output and Comparator_A input CA6. |
| 27 | P2.7/TA0/CA7 | bidirectional | General-purpose digital I/O with Timer_A Out0 output and Comparator_A input CA7. |
| 28 | P3.0/UCB0STE/UCA0CLK | bidirectional | General-purpose digital I/O with USCI_B0 slave transmit enable and USCI_A0 clock input/output. |
| 29 | P3.1/UCB0SIMO/UCB0SDA | bidirectional | General-purpose digital I/O with USCI_B0 SPI slave-in/master-out and I2C data (SDA). |
| 30 | P3.2/UCB0SOMI/UCB0SCL | bidirectional | General-purpose digital I/O with USCI_B0 SPI slave-out/master-in and I2C clock (SCL). |
| 31 | P3.3/UCB0CLK/UCA0STE | bidirectional | General-purpose digital I/O with USCI_B0 clock input/output and USCI_A0 slave transmit enable. |
| 32 | P3.4/UCA0TXD/UCA0SIMO | bidirectional | General-purpose digital I/O with USCI_A0 UART transmit data output and SPI slave-in/master-out. |
| 33 | P3.5/UCA0RXD/UCA0SOMI | bidirectional | General-purpose digital I/O with USCI_A0 UART receive data input and SPI slave-out/master-in. |
| 34 | P3.6/UCA1TXD/UCA1SIMO | bidirectional | General-purpose digital I/O with USCI_A1 UART transmit data output and SPI slave-in/master-out. |
| 35 | P3.7/UCA1RXD/UCA1SOMI | bidirectional | General-purpose digital I/O with USCI_A1 UART receive data input and SPI slave-out/master-in. |
| 36 | P4.0/TB0 | bidirectional | General-purpose digital I/O with Timer_B CCI0A/B capture input and Out0 output. |
| 37 | P4.1/TB1 | bidirectional | General-purpose digital I/O with Timer_B CCI1A/B capture input and Out1 output. |
| 38 | P4.2/TB2 | bidirectional | General-purpose digital I/O with Timer_B CCI2A/B capture input and Out2 output. |
| 39 | P4.3/TB3 | bidirectional | General-purpose digital I/O with Timer_B CCI3A/B capture input and Out3 output. |
| 40 | P4.4/TB4 | bidirectional | General-purpose digital I/O with Timer_B CCI4A/B capture input and Out4 output. |
| 41 | P4.5/TB5 | bidirectional | General-purpose digital I/O with Timer_B CCI5A/B capture input and Out5 output. |
| 42 | P4.6/TB6 | bidirectional | General-purpose digital I/O with Timer_B CCI6A capture input and Out6 output. |
| 43 | P4.7/TBCLK | bidirectional | General-purpose digital I/O with Timer_B TBCLK clock input. |
| 44 | P5.0/UCB1STE/UCA1CLK | bidirectional | General-purpose digital I/O with USCI_B1 slave transmit enable and USCI_A1 clock input/output. |
| 45 | P5.1/UCB1SIMO/UCB1SDA | bidirectional | General-purpose digital I/O with USCI_B1 SPI slave-in/master-out and I2C data (SDA). |
| 46 | P5.2/UCB1SOMI/UCB1SCL | bidirectional | General-purpose digital I/O with USCI_B1 SPI slave-out/master-in and I2C clock (SCL). |
| 47 | P5.3/UCB1CLK/UCA1STE | bidirectional | General-purpose digital I/O with USCI_B1 clock input/output and USCI_A1 slave transmit enable. |
| 48 | P5.4/MCLK | bidirectional | General-purpose digital I/O with master system clock MCLK output. |
| 49 | P5.5/SMCLK | bidirectional | General-purpose digital I/O with subsystem clock SMCLK output. |
| 50 | P5.6/ACLK | bidirectional | General-purpose digital I/O with auxiliary clock ACLK output. |
| 51 | P5.7/TBOUTH/SVSOUT | bidirectional | General-purpose digital I/O that switches all PWM digital outputs to high impedance, with Timer_B TBOUTH and SVS comparator output. |
| 52 | XT2OUT | output | Output terminal of crystal oscillator XT2. |
| 53 | XT2IN | input | Input terminal of crystal oscillator XT2. |
| 54 | TDO/TDI | bidirectional | Test data output, or programming data input during programming and fuse blow. |
| 55 | TDI/TCLK | input | Test data input or test clock input; the device protection fuse is connected to this pin. |
| 56 | TMS | input | Test mode select, used as the input port for device programming and test. |
| 57 | TCK | input | JTAG test clock; the clock input port for device programming, test and bootloader start. |
| 58 | RST/NMI | input | Reset input, non-maskable interrupt input, or bootloader start (in flash devices). |
| 59 | P6.0/A0 | bidirectional | General-purpose digital I/O and 12-bit ADC analog input A0. |
| 60 | P6.1/A1 | bidirectional | General-purpose digital I/O and 12-bit ADC analog input A1. |
| 61 | P6.2/A2 | bidirectional | General-purpose digital I/O and 12-bit ADC analog input A2. |
| 62 | AVSS | power_in | Analog supply voltage negative terminal that supplies only the analog part of the ADC12. |
| 63 | DVSS | power_in | Digital supply voltage negative terminal (ground) that supplies all digital parts. |
| 64 | AVCC | power_in | Analog supply voltage positive terminal that supplies only the analog part of the ADC12; recommended to be tied to DVCC and within 0.3 V of it at power-up. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | LQFP-64(10x10) |
| Category | Embedded Processors & Controllers |
| Pins | 64 |
CAD (KiCad official)
- Symbol:
MSP430F248TPMR - Footprint:
Package_QFP:LQFP-64_10x10mm_P0.5mm - 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
- 3D model files:
msp430f248tpmr-etched.step/msp430f248tpmr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430f248tpmr.step/msp430f248tpmr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (102 pp, sha256
841108068ef96d3c, retrieved 2026-10-08, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).