component

MSP430F2121IDWR

Public Made by Adom

by adom

Texas Instruments Microcontrollers (MCU/MPU/SOC), SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersmsp430f2121idwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs msp430f2121idwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers msp430f2121idwr: viewers · Ray 5d ago
msp430f2121idwr-etched.fit.json msp430f2121idwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
msp430f2121idwr-etched.glb msp430f2121idwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
msp430f2121idwr-etched.step msp430f2121idwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
msp430f2121idwr.glb Publish 0.1.0 · Ray 5d ago
msp430f2121idwr.kicad_mod Publish 0.1.0 · Ray 5d ago
msp430f2121idwr.kicad_sym Publish 0.1.0 · Ray 5d ago
msp430f2121idwr.lbr Publish 0.1.0 · Ray 5d ago
msp430f2121idwr.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Initial commit: component/msp430f2121idwr · Ray 5d ago

MSP430F2121IDWR

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · SOIC-20-300mil

MSP430F2121IDWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TEST input Test mode select input for JTAG pins and protection fuse control.
2 VCC power_in Supply voltage input (1.8 V to 3.6 V).
3 P2.5/CA5 bidirectional General-purpose I/O pin (P2.5) with Comparator_A+ input channel 5 (CA5).
4 VSS power_in Ground reference.
5 XOUT/P2.7/CA7 bidirectional Crystal oscillator output (XOUT), general-purpose I/O (P2.7), and Comparator_A+ input channel 7 (CA7).
6 XIN/P2.6/CA6 bidirectional Crystal oscillator input (XIN), general-purpose I/O (P2.6), and Comparator_A+ input channel 6 (CA6).
7 RST/NMI input Reset or nonmaskable interrupt input.
8 P2.0/ACLK/CA2 bidirectional General-purpose I/O pin (P2.0) with auxiliary clock output (ACLK) and Comparator_A+ input channel 2 (CA2).
9 P2.1/INCLK/CA3 bidirectional General-purpose I/O pin (P2.1) with Timer_A input clock (INCLK) and Comparator_A+ input channel 3 (CA3).
10 P2.2/CAOUT/TA0/CA4 bidirectional General-purpose I/O pin (P2.2) with Comparator_A+ output, Timer_A capture input (CCI0B), and Comparator_A+ input channel 4 (CA4).
11 P2.3/TA1/CA0 bidirectional General-purpose I/O pin (P2.3) with Timer_A output 1 (TA1) and Comparator_A+ input channel 0 (CA0).
12 P2.4/TA2/CA1 bidirectional General-purpose I/O pin (P2.4) with Timer_A output 2 (TA2) and Comparator_A+ input channel 1 (CA1).
13 P1.0/TACLK bidirectional General-purpose I/O pin (P1.0) with Timer_A clock signal input (TACLK).
14 P1.1/TA0 bidirectional General-purpose I/O pin (P1.1) with Timer_A capture input (CCI0A), output 0 (TA0), and bootstrap loader transmit function.
15 P1.2/TA1 bidirectional General-purpose I/O pin (P1.2) with Timer_A capture input (CCI1A) and output 1 (TA1).
16 P1.3/TA2 bidirectional General-purpose I/O pin (P1.3) with Timer_A capture input (CCI2A) and output 2 (TA2).
17 P1.4/SMCLK/TCK bidirectional General-purpose I/O pin (P1.4) with subsystem master clock output (SMCLK) and test clock input (TCK) for device programming.
18 P1.5/TA0/TMS bidirectional General-purpose I/O pin (P1.5) with Timer_A output 0 (TA0) and test mode select input (TMS) for device programming.
19 P1.6/TA1/TDI/TCLK bidirectional General-purpose I/O pin (P1.6) with Timer_A output 1 (TA1), test data input (TDI), and test clock input (TCLK) for device programming.
20 P1.7/TA2/TDO/TDI bidirectional General-purpose I/O pin (P1.7) with Timer_A output 2 (TA2), test data output (TDO), and test data input (TDI) for device programming.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Embedded Processors & Controllers
Pins 20

CAD (KiCad official)

  • Symbol: MSP430F2121IDWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: msp430f2121idwr-etched.step / msp430f2121idwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430f2121idwr.step / msp430f2121idwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (68 pp, sha256 0997b19db742fa9b, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF