Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSP430F2111IDWR

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · SOIC-20-300mil

MSP430F2111IDWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TEST input Selects JTAG test mode for Port1; device protection fuse is connected to this terminal.
2 VCC power_in Positive supply voltage for operation from 1.8 V to 3.6 V.
3 P2.5/CA5 bidirectional Configurable general-purpose digital I/O port pin or Comparator_A+ input CA5.
4 VSS power_in Ground reference.
5 XOUT/P2.7/CA7 bidirectional Crystal oscillator output terminal or configurable general-purpose digital I/O port pin P2.7 or Comparator_A+ input CA7.
6 XIN/P2.6/CA6 bidirectional Crystal oscillator input terminal or configurable general-purpose digital I/O port pin P2.6 or Comparator_A+ input CA6.
7 RST/NMI input Active-low reset or non-maskable interrupt input.
8 P2.0/ACLK/CA2 bidirectional Configurable general-purpose digital I/O port pin with ACLK output or Comparator_A+ input CA2.
9 P2.1/INCLK/CA3 bidirectional Configurable general-purpose digital I/O port pin with Timer_A auxiliary clock input INCLK or Comparator_A+ input CA3.
10 P2.2/CAOUT/TA0/CA4 bidirectional Configurable general-purpose digital I/O port pin with Timer_A capture input CCI0B, comparator output CAOUT, or Comparator_A+ input CA4.
11 P2.3/TA1/CA0 bidirectional Configurable general-purpose digital I/O port pin with Timer_A compare output TA1 or Comparator_A+ input CA0.
12 P2.4/TA2/CA1 bidirectional Configurable general-purpose digital I/O port pin with Timer_A compare output TA2 or Comparator_A+ input CA1.
13 P1.0/TACLK bidirectional Configurable general-purpose digital I/O port pin with Timer_A auxiliary clock input TACLK.
14 P1.1/TA0 bidirectional Configurable general-purpose digital I/O port pin with Timer_A capture input CCI0A, compare output TA0, or bootstrap loader transmit.
15 P1.2/TA1 bidirectional Configurable general-purpose digital I/O port pin with Timer_A capture input CCI1A and compare output TA1.
16 P1.3/TA2 bidirectional Configurable general-purpose digital I/O port pin with Timer_A capture input CCI2A and compare output TA2.
17 P1.4/SMCLK/TCK bidirectional Configurable general-purpose digital I/O port pin with system master clock output SMCLK or JTAG test clock input TCK.
18 P1.5/TA0/TMS bidirectional Configurable general-purpose digital I/O port pin with Timer_A compare output TA0 or JTAG test mode select input TMS.
19 P1.6/TA1/TDI/TCLK bidirectional Configurable general-purpose digital I/O port pin with Timer_A compare output TA1 or JTAG test data input TDI or test clock input TCLK.
20 P1.7/TA2/TDO/TDI bidirectional Configurable general-purpose digital I/O port pin with Timer_A compare output TA2 or JTAG test data output TDO or test data input TDI (selected via JTAG instruction).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Embedded Processors & Controllers
Pins 20

CAD (KiCad official)

  • Symbol: MSP430F2111IDWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: msp430f2111idwr-etched.step / msp430f2111idwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430f2111idwr.step / msp430f2111idwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (68 pp, sha256 0997b19db742fa9b, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF