MSP430F2012TPWR

{
  "slug": "msp430f2012tpwr",
  "version": "0.1.0",
  "type": "component",
  "description": "Texas Instruments Microcontrollers (MCU/MPU/SOC), TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "embedded processors & controllers",
    "msp430f2012tpwr",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "msp430f2012tpwr.kicad_sym",
    "msp430f2012tpwr.kicad_mod",
    "msp430f2012tpwr.glb",
    "msp430f2012tpwr.step",
    "msp430f2012tpwr.lbr",
    "docs/hero.png",
    "docs/msp430f2012tpwr-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "msp430f2012tpwr-hero.glb",
    "msp430f2012tpwr-hero.overlay.json"
  ],
  "component": {
    "mpn": "MSP430F2012TPWR",
    "manufacturer": "Texas Instruments",
    "package": "TSSOP-14",
    "pin_count": 14,
    "category": "Embedded Processors & Controllers",
    "subcategory": "Microcontrollers (MCU/MPU/SOC)",
    "datasheet": "https://www.ti.com/cn/lit/gpn/msp430f2012",
    "parts": {
      "symbol": "msp430f2012tpwr.kicad_sym",
      "footprint": "msp430f2012tpwr.kicad_mod",
      "model_3d": "msp430f2012tpwr-hero.glb",
      "model_3d_plain": "msp430f2012tpwr.glb",
      "model_3d_step": "msp430f2012tpwr-etched.step",
      "model_3d_step_plain": "msp430f2012tpwr.step",
      "lbr": "msp430f2012tpwr.lbr"
    },
    "distributor_links": {
      "lcsc": "C2053346",
      "digikey": "296-19734-2-ND",
      "mouser": "595-MSP430F2012TPWR"
    },
    "distributor_check": {
      "checked_at": "2026-10-11T05:14:50Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "296-19734-2-ND",
        "status": "found"
      },
      "mouser": {
        "pn": "595-MSP430F2012TPWR",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "VCC",
        "type": "power_in",
        "description": "Supply voltage terminal; the datasheet gives the device supply range as 1.8 V to 3.6 V."
      },
      {
        "number": "2",
        "name": "P1.0/TACLK/ACLK/A0",
        "type": "bidirectional",
        "description": "General-purpose digital I/O pin, also Timer_A TACLK input, ACLK signal output, and ADC10 analog input A0."
      },
      {
        "number": "3",
        "name": "P1.1/TA0/A1",
        "type": "bidirectional",
        "description": "General-purpose digital I/O pin, also Timer_A CCI0A input or Out0 output and ADC10 analog input A1."
      },
      {
        "number": "4",
        "name": "P1.2/TA1/A2",
        "type": "bidirectional",
        "description": "General-purpose digital I/O pin, also Timer_A CCI1A input or Out1 output and ADC10 analog input A2."
      },
      {
        "number": "5",
        "name": "P1.3/ADC10CLK/A3/VREF-/VeREF-",
        "type": "bidirectional",
        "description": "General-purpose digital I/O pin, also ADC10 conversion clock output, ADC10 analog input A3, and input for the negative external or internal reference voltage."
      },
      {
        "number": "6",
        "name": "P1.4/SMCLK/A4/VREF+/VeREF+/TCK",
        "type": "bidirectional",
        "description": "General-purpose digital I/O pin, also SMCLK signal output, ADC10 analog input A4, input for the positive external or internal reference voltage, and JTAG test clock input for programming and test."
      },
      {
        "number": "7",
        "name": "P1.5/TA0/A5/SCLK/TMS",
        "type": "bidirectional",
        "description": "General-purpose digital I/O pin, also Timer_A Out0 output, ADC10 analog input A5, USI external clock input in SPI or I2C mode or clock output in SPI mode, and JTAG test mode select input TMS."
      },
      {
        "number": "8",
        "name": "P1.6/TA1/A6/SDO/SCL/TDI/TCLK",
        "type": "bidirectional",
        "description": "General-purpose digital I/O pin, also Timer_A CCI1B input or Out1 output, ADC10 analog input A6, USI data output in SPI mode or I2C clock, and JTAG test data input or test clock during programming and test."
      },
      {
        "number": "9",
        "name": "P1.7/A7/SDI/SDA/TDO/TDI",
        "type": "bidirectional",
        "description": "General-purpose digital I/O pin, also ADC10 analog input A7, USI data input in SPI mode or I2C data, and JTAG test data output or test data input (TDO or TDI selected via JTAG instruction)."
      },
      {
        "number": "10",
        "name": "RST/NMI/SBWTDIO",
        "type": "input",
        "description": "Reset or nonmaskable interrupt input, and Spy-Bi-Wire test data input/output during programming and test."
      },
      {
        "number": "11",
        "name": "TEST/SBWTCK",
        "type": "input",
        "description": "Selects test mode for the JTAG pins on Port 1; the device protection fuse is connected to TEST, and it also serves as the Spy-Bi-Wire test clock input during programming and test."
      },
      {
        "number": "12",
        "name": "XOUT/P2.7",
        "type": "bidirectional",
        "description": "Output terminal of the crystal oscillator, also a general-purpose digital I/O pin; if used as an input, excess current flows until P2SEL.7 is cleared."
      },
      {
        "number": "13",
        "name": "XIN/P2.6/TA1",
        "type": "bidirectional",
        "description": "Input terminal of the crystal oscillator, also a general-purpose digital I/O pin and Timer_A Out1 output."
      },
      {
        "number": "14",
        "name": "VSS",
        "type": "power_in",
        "description": "Ground reference."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: MSP430F2012TPWR is the MSP430F20x2 family member (ADC10 variant). Pinout taken from the MSP430F20x2 ; Table 3 lists DVCC, AVCC, DVSS and AVSS as NA for the PW package, so the TSSOP-14 part exposes only ; Pins 12 and 13 (XOUT/P2.7, XIN/P2.6/TA1) carry the footnote that excess current flows if XOUT/P2.7 i"
        ],
        "pages_sent": 45,
        "cost_usd": 0.1942,
        "at": "2026-10-11T05:14:35"
      },
      "datasheet": {
        "url": "https://www.ti.com/cn/lit/gpn/msp430f2012",
        "pages": 104,
        "sha256": "f41a8064a9540aa9",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 14,
        "described": 14,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "msp430f2012tpwr.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.4,
          5.0,
          1.0
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "3ee5786aae56190997aa793ba3cfc003fd616782770e29719b4562f012982245",
        "checked": "2026-10-11",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "msp430f2012tpwr-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.4,
          5.0,
          1.0
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "7bdd139cfa55c584da0bcbb1b6ffe76f7a0762327a25e0fe5811a0fa4ff4d4c9",
        "checked": "2026-10-11",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}