Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSP430F2011IPWR

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-14

MSP430F2011IPWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Supply voltage, 1.8 V to 3.6 V during program execution or 2.2 V to 3.6 V during flash programming.
2 P1.0/TACLK/ACLK/CA0 bidirectional General-purpose digital I/O pin; Timer_A clock signal TACLK input; ACLK signal output; Comparator_A+ CA0 input.
3 P1.1/TA0/CA1 bidirectional General-purpose digital I/O pin; Timer_A capture CCI0A input or compare TA0 output; Comparator_A+ CA1 input.
4 P1.2/TA1/CA2 bidirectional General-purpose digital I/O pin; Timer_A capture CCI1A input or compare TA1 output; Comparator_A+ CA2 input.
5 P1.3/CAOUT/CA3 bidirectional General-purpose digital I/O pin; Comparator_A+ output or CA3 input.
6 P1.4/SMCLK/CA4/TCK bidirectional General-purpose digital I/O pin; SMCLK signal output; Comparator_A+ CA4 input; JTAG test clock TCK input.
7 P1.5/TA0/CA5/TMS bidirectional General-purpose digital I/O pin; Timer_A compare TA0 output; Comparator_A+ CA5 input; JTAG test mode select TMS input.
8 P1.6/TA1/CA6/TDI/TCLK bidirectional General-purpose digital I/O pin; Timer_A compare TA1 output; Comparator_A+ CA6 input; JTAG test data input or test clock input during programming.
9 P1.7/CAOUT/CA7/TDO/TDI bidirectional General-purpose digital I/O pin; Comparator_A+ CAOUT output or CA7 input; JTAG test data output or test data input during programming.
10 RST/NMI/SBWTDIO input Reset or nonmaskable interrupt input; Spy-Bi-Wire test data input/output during programming and test.
11 TEST/SBWTCK input Test mode select for JTAG pins on Port 1; Spy-Bi-Wire test clock input during programming and test; device protection fuse connected.
12 XOUT/P2.7 bidirectional Output terminal of crystal oscillator; general-purpose digital I/O pin (excess current may flow if used as input until P2SEL.7 is cleared).
13 XIN/P2.6/TA1 bidirectional Input terminal of crystal oscillator; general-purpose digital I/O pin; Timer_A compare TA1 output.
14 VSS power_in Ground reference.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Embedded Processors & Controllers
Pins 14

CAD (KiCad official)

  • Symbol: MSP430F2011IPWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: msp430f2011ipwr-etched.step / msp430f2011ipwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430f2011ipwr.step / msp430f2011ipwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (104 pp, sha256 f41a8064a9540aa9, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF