Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSP430F148IPMR

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

MSP430F148IPMR from Texas Instruments, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DVCC power_in Digital supply voltage, positive terminal, supplies all digital circuitry (1.8 V to 3.6 V).
2 P6.3/A3 bidirectional General-purpose digital I/O pin serving as ADC12 analog input channel A3.
3 P6.4/A4 bidirectional General-purpose digital I/O pin serving as ADC12 analog input channel A4.
4 P6.5/A5 bidirectional General-purpose digital I/O pin serving as ADC12 analog input channel A5.
5 P6.6/A6 bidirectional General-purpose digital I/O pin serving as ADC12 analog input channel A6.
6 P6.7/A7 bidirectional General-purpose digital I/O pin serving as ADC12 analog input channel A7.
7 VREF+ power_in ADC12 reference voltage positive output terminal.
8 XIN input Crystal oscillator XT1 input (32.768 kHz watch crystal or standard crystal 450 kHz to 8 MHz).
9 XOUT output Crystal oscillator XT1 output terminal.
10 VeREF+ input External reference voltage input to ADC12.
11 VREF−/VeREF− power_in ADC12 reference voltage negative terminal (internal reference or external input).
12 P1.0/TACLK bidirectional General-purpose digital I/O pin or Timer_A clock signal input (TACLK).
13 P1.1/TA0 bidirectional General-purpose digital I/O pin, Timer_A capture CCI0A input/compare Out0 output, or BSL transmit.
14 P1.2/TA1 bidirectional General-purpose digital I/O pin, Timer_A capture CCI0A input/compare Out0 output, or BSL transmit.
15 P1.3/TA2 bidirectional General-purpose digital I/O pin or Timer_A capture CCI2A input/compare Out2 output.
16 P1.4/SMCLK bidirectional General-purpose digital I/O pin or SMCLK signal output.
17 P1.5/TA0 bidirectional General-purpose digital I/O pin or Timer_A compare Out0 output.
18 P1.6/TA1 bidirectional General-purpose digital I/O pin or Timer_A compare Out1 output.
19 P1.7/TA2 bidirectional General-purpose digital I/O pin or Timer_A compare Out2 output.
20 P2.0/ACLK bidirectional General-purpose digital I/O pin or ACLK output.
21 P2.1/TAINCLK bidirectional General-purpose digital I/O pin or Timer_A clock signal input (INCLK).
22 P2.2/CAOUT/TA0 bidirectional General-purpose digital I/O pin, Comparator_A output, Timer_A capture CCI0B input, or BSL receive.
23 P2.3/CA0/TA1 bidirectional General-purpose digital I/O pin, Timer_A compare Out1 output, or Comparator_A input.
24 P2.4/CA1/TA2 bidirectional General-purpose digital I/O pin, Timer_A compare Out2 output, or Comparator_A input.
25 P2.5/ROSC bidirectional General-purpose digital I/O pin or external resistor input for DCO nominal frequency definition.
26 P2.6/ADC12CLK bidirectional General-purpose digital I/O pin or ADC12 conversion clock output.
27 P2.7/TA0 bidirectional General-purpose digital I/O pin or Timer_A compare Out0 output.
28 P3.0/STE0 bidirectional General-purpose digital I/O pin or USART0 slave transmit enable (SPI mode).
29 P3.1/SIMO0 bidirectional General-purpose digital I/O pin or USART0 slave in/master out (SPI mode).
30 P3.2/SOMI0 bidirectional General-purpose digital I/O pin or USART0 slave out/master in (SPI mode).
31 P3.3/UCLK0 bidirectional General-purpose digital I/O pin or USART0 clock (external input in UART/SPI mode, output in SPI master mode).
32 P3.4/UTXD0 bidirectional General-purpose digital I/O pin or USART0 transmit data output (UART mode).
33 P3.5/URXD0 bidirectional General-purpose digital I/O pin or USART0 receive data input (UART mode).
34 P3.6/UTXD1 bidirectional General-purpose digital I/O pin or USART1 transmit data output (UART mode) for MSP430F14x devices.
35 P3.7/URXD1 bidirectional General-purpose digital I/O pin or USART1 receive data input (UART mode) for MSP430F14x devices.
36 P4.0/TB0 bidirectional General-purpose digital I/O pin, Timer_B capture CCI0A or CCI0B input, or compare Out0 output.
37 P4.1/TB1 bidirectional General-purpose digital I/O pin, Timer_B capture CCI1A or CCI1B input, or compare Out1 output.
38 P4.2/TB2 bidirectional General-purpose digital I/O pin, Timer_B capture CCI2A or CCI2B input, or compare Out2 output.
39 P4.3/TB3 bidirectional General-purpose digital I/O pin, Timer_B capture CCI3A or CCI3B input, or compare Out3 output (MSP430F14x only).
40 P4.4/TB4 bidirectional General-purpose digital I/O pin, Timer_B capture CCI4A or CCI4B input, or compare Out4 output (MSP430F14x only).
41 P4.5/TB5 bidirectional General-purpose digital I/O pin, Timer_B capture CCI5A or CCI5B input, or compare Out5 output (MSP430F14x only).
42 P4.6/TB6 bidirectional General-purpose digital I/O pin, Timer_B capture CCI6A or CCI6B input, or compare Out6 output (MSP430F14x only).
43 P4.7/TBCLK bidirectional General-purpose digital I/O pin or Timer_B clock signal input (TBCLK).
44 P5.0/STE1 bidirectional General-purpose digital I/O pin or USART1 slave transmit enable (SPI mode) for MSP430F14x devices.
45 P5.1/SIMO1 bidirectional General-purpose digital I/O pin or USART1 slave in/master out (SPI mode) for MSP430F14x devices.
46 P5.2/SOMI1 bidirectional General-purpose digital I/O pin or USART1 slave out/master in (SPI mode) for MSP430F14x devices.
47 P5.3/UCLK1 bidirectional General-purpose digital I/O pin or USART1 clock (external input in UART/SPI mode, output in SPI master mode) for MSP430F14x devices.
48 P5.4/MCLK bidirectional General-purpose digital I/O pin or main system clock MCLK output.
49 P5.5/SMCLK bidirectional General-purpose digital I/O pin or submain system clock SMCLK output.
50 P5.6/ACLK bidirectional General-purpose digital I/O pin or auxiliary clock ACLK output.
51 P5.7/TBOUTH bidirectional General-purpose digital I/O pin or Timer_B high-impedance control for PWM outputs (TB0 to TB6).
52 XT2OUT output Crystal oscillator XT2 output terminal (standard crystal up to 8 MHz).
53 XT2IN input Crystal oscillator XT2 input (standard crystal only, 450 kHz to 8 MHz).
54 TDO/TDI bidirectional JTAG test data output or programming data input.
55 TDI/TCLK input JTAG test data input or test clock input (device protection fuse connected).
56 TMS input JTAG test mode select (device programming and test input port).
57 TCK input JTAG test clock input for device programming test and bootloader start.
58 RST/NMI input Reset input or nonmaskable interrupt input port with bootloader start function.
59 P6.0/A0 bidirectional General-purpose digital I/O pin serving as ADC12 analog input channel A0.
60 P6.1/A1 bidirectional General-purpose digital I/O pin serving as ADC12 analog input channel A1.
61 P6.2/A2 bidirectional General-purpose digital I/O pin serving as ADC12 analog input channel A2.
62 AVSS power_in Analog supply voltage negative terminal (ground), supplies ADC12 analog circuitry.
63 DVSS power_in Digital supply voltage negative terminal (ground), supplies digital circuitry.
64 AVCC power_in Analog supply voltage positive terminal, supplies ADC12 analog circuitry (1.8 V to 3.6 V).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: MSP430F148IPMR
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: msp430f148ipmr-etched.step / msp430f148ipmr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430f148ipmr.step / msp430f148ipmr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (88 pp, sha256 204ddbe54beb84d7, retrieved 2026-10-06, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF